Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
Table 5-38: GITS_TYPER bit descriptions
Bits Name Description
[36] CIL Collection ID limit:
1 The size of the Collection ID is set by the CIDBits field
[35:32] CIDBits The number of Collection ID bits, minus one.
Set by the col_width configuration parameter.
[31:24] HCC Hardware collection count:
0 Interrupt collections are held in external memory only
[23:20] - Reserved, returns 0
[19] PTA Physical target addresses:
0 The GIC-600AE does not support physical target addresses
[18] SEIS System error interrupts:
0 The GIC-600AE does not support locally generated System Error interrupts
[17:13] DevBits The number of device identifier bits implemented, minus one.
Set by the did_width configuration parameter.
[12:8] IDBits The number of interrupt identifier bits implemented, minus one.
Set by the vid_width configuration parameter.
[7:4] ITTEntrySize The number of bytes per entry, minus one:
0x3 The GIC-600AE supports a 4-byte ITT entry size
[3] - Reserved
[2] CCT Cumulative Collection tables:
0 Total number of supported collections is determined by the number of collections that are held in memory
only
[1] Virtual Indicates whether the ITS supports virtual LPIs and direct injection of virtual LPIs:
0 The ITS does not support virtual LPIs or direct injection of virtual LPIs.
[0] Physical Physical LPIs:
1 The GIC-600AE supports physical LPIs
5.6.3 GITS_FCTLR, Function Control Register
This register controls many functions in the local GITS such as cache invalidation, clock gating, and
the scrubbing of all RAMs. The register is not distributed and only acts on the local chip.
Configurations
This register is available in all configurations that have one or more ITS blocks.
Attributes
Width 32-bit
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 140 of 268
To Next Page
Loading...