ARM CoreLink GIC-600AE

Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
5.9 GICP register summary
The GIC-600AE Performance Monitoring Unit functions are controlled through registers that are
identified with the prefix GICP.
The GICD_SAC.GICPNS bit controls whether Non-secure software can access the GICP registers.
Table 5-57: GICP register summary
Offset Name Type Reset Width Description Architecture
defined?
0x000 + (n ×
4)
GICP_EVCNTRn RW Unknown 32 Event Counter Registers, n = 0-4 No
0x400 + (n ×
4)
GICP_EVTYPERn RW Unknown 32 Event Type Configuration Registers, n =
0-4
No
0x600 + (n ×
4)
GICP_SVRn RO Unknown 32 Shadow Value Registers, n = 0-4 No
0xA00 + (n ×
4)
GICP_FRn RW Unknown 32 Filter Registers, n = 0-4 No
0xC00 GICP_CNTENSET0 RW 0x0 64 Counter Enable Set Register No
0xC20 GICP_CNTENCLR0 RW 0x0 64 Counter Enable Clear Register No
0xC40 GICP_INTENSET0 RW 0x0 64 Interrupt Contribution Enable Set Register
0
No
0xC60 GICP_INTENCLR0 RW 0x0 64 Interrupt Contribution Enable Clear
Register 0
No
0xC80 GICP_OVSCLR0 RW 0x0 64 Overflow Status Clear Register 0 No
0xCC0 GICP_OVSSET0 RW 0x0 64 Overflow Status Set Register 0 No
0xD88 GICP_CAPR WO - 32 Counter Shadow Value Capture Register No
0xE00 GICP_CFGR RO 0x401F04 32 Configuration Information Register No
0xE04 GICP_CR RW 0x0 32 Control Register No
0xE50 GICP_IRQCR RW 0x0 32 Interrupt Configuration Register No
0xFB8 GICP_PMAUTHSTATUS RO 0x088 32 Authentication Status register No
0xFBC GICP_PMDEVARCH RO 0x47702A56 32 Device Architecture register No
0xFCC GICP_PMDEVTYPE RO 0x56 32 Device Type register No
0xFD0 GICP_PIDR4 RO 0x44 32 Peripheral ID 4 Register No
0xFD4 GICP_PIDR5 RO 0x00 32 Peripheral ID 5 Register No
0xFD8 GICP_PIDR6 RO 0x00 32 Peripheral ID 6 Register No
0xFDC GICP_PIDR7 RO 0x00 32 Peripheral ID 7 Register No
0xFE0 GICP_PIDR0 RO 0x96 32 Peripheral ID 0 Register No
0xFE4 GICP_PIDR1 RO 0xB4 32 Peripheral ID 1 Register No
0xFE8 GICP_PIDR2 RO 0x3B 32 Peripheral ID 2 Register No
0xFEC GICP_PIDR3 RO 0x00 32 Peripheral ID 3 Register No
0xFF0 GICP_CIDR0 RO 0x0D 32 Component ID 0 Register No
0xFF4 GICP_CIDR1 RO 0xF0 32 Component ID 1 Register No
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 163 of 268