Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Functional Safety
Block ID GIC block
29 PPI17
30 PPI18
31 PPI19
32 PPI20
33 PPI21
34 PPI22
35 PPI23
36 PPI24
37 PPI25
38 PPI26
39 PPI27
40 PPI28
41 PPI29
42 PPI30
43 PPI31
GIC-600AE supports a maximum of 32 PPI blocks and 8 ITS blocks.
For unsupported ITS or PPI blocks, the error record registers become RAZ.
6.2.4 FMU reset
When the FMU reports multiple uncorrectable errors, the error recovery procedure might require
the GIC to be reset. To facilitate this situation, the FMU operates on a dbg_reset_n reset signal.
This reset differs from the GIC functional reset, reset_n signal. It allows the FMU to retain error
records across GIC functional reset.
6.2.5 Safety Mechanism IDs
The following table lists the IDs for each Safety Mechanism inside each GIC block.
Table 6-2: Safety Mechanism IDs
GIC block Safety Mechanism ID Description
0 Reserved
1 GICD dual lock-step error
2 GICD ACE-Lite subordinate interface error
GICD
3 GICD→PPI AXI4-Stream interface error
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 199 of 268