EasyManua.ls Logo

ARM CoreLink GIC-600AE

Default Icon
268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Functional Safety
6.15 Configuration and parameters
This section summarizes the differences between GIC-600 and GIC-600AE.
Added configurations to GIC-600
The fusa_comp_dup parameter can add one more gate into the comparator paths. For more
information, see 6.6.1 Comparators on page 218.
The fusa_axis_int_busprot_type parameter indicates the bus protection to be deployed on
the AXI4-Stream interfaces between the GIC-600AE blocks.
The fusa_spi_prot parameter indicates whether parity _chk signal bit protection is deployed to
SPI interrupt inputs.
The fusa_ppi_prot parameter indicates whether parity _chk signal bit protection is deployed to
PPI interrupt inputs.
The fusa_disable_pqchan_prot parameter can disable P-Channel and Q-Channel Safety
Mechanisms.
For more information, see 6.10.4 Disabling P-Channel and Q-Channel Safety Mechanisms on
page 238.
For more information about these parameters, see the Configuration options chapter of the Arm
®
CoreLink
GIC-600AE Generic Interrupt Controller Configuration and Integration Manual.
Reduced configurations from GIC-600
The GIC-600AE does not support the option to have RAM macros (compiled memories)
without ECC.
The GIC-600AE does not render logic on external interfaces, including the external GIC-
Stream-AXI4-Stream interface.
The GIC-600AE can render the msi_64 module, but it is not protected. This block is an
optimization and is not required for correct operation of the GIC-600AE.
On GIC-600AE, the supported range of values for ppi_count is 1-32.
On GIC-600AE, the supported range of values for its_count is 1-8.
For more information about these considerations, see the Configuration options chapter of the Arm
®
CoreLink
GIC-600AE Generic Interrupt Controller Configuration and Integration Manual.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 249 of 268

Table of Contents

Related product manuals