EasyManua.ls Logo

ARM CoreLink GIC-600AE

Default Icon
268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Functional Safety
We assume that if a non-GIC rendered interconnect is used, the non-GIC interconnect either has
its own method of protecting the interconnect components or this protection is not required.
The following table lists the fault_* signals and the tie-off values.
Table 6-12: fault_* tie-off signals
Signal Block Tie-off value Description
fault_icpdp* PPI LOW Carries fault information from ADB to PPI, on the icpd/icdp bus
fault_icidi* LOW Carries fault information from ADB to ITS, on the icid/icdi bus
fault_external* LOW Carries fault information from ACE-bypass switch to ITS
fault_qchannel* LOW Carries Q-Channel fault information from LPD-CG to ITS
fault_qchannel_pwr*
ITS
LOW Carries Q-Channel fault information from LPD-PWR to ITS
fault_icwdw* Wake Request LOW Carries fault information from ADB to Wake Request, on the icwd/icdw bus
fault_iccdc* SPI Collator LOW Carries fault information from ADB to SPI Collator, on the iccd/icdc bus
fault_icpdp* LOW Carries fault information from ADB to GICD, on the icpd/icdp bus
fault_icidi* LOW Carries fault information from ADB to GICD, on the icid/icdi bus
fault_iccdc* LOW Carries fault information from ADB to GICD, on the iccd/icdc bus
fault_icwdw* LOW Carries fault information from ADB to GICD, on the icwd/icdw bus
fault_ace_switch* LOW Carries fault information from monolithic switch to GICD
fault_qchannel* LOW Carries Q-Channel fault information from LPD-CG to GICD
fault_qchannel_pwr*
GICD
LOW Carries Q-Channel fault information from LPD-PWR to GICD
6.10 P-Channel and Q-Channel protection
The P-Channel and Q-Channel logic and connections can be complex for topologies with multiple
clock or power domains.
The following figure shows a top-level example of a GIC topology with multiple clock domains.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 232 of 268

Table of Contents

Related product manuals