ARM CoreLink GIC-600AE

Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Signal descriptions
ITS to Distributor AXI4-Stream interface, icid bus
Signal Direction Description
icidtready Input
icidtvalid Output
icidtdata[<stream_data_width>−1:0] Output
icidtlast Output
AXI4-Stream compliant bus for communication from an ITS to the Distributor. The
interface is fully credited and can be sent over any free-flowing interconnect.
The signal width is set using the stream_data_width configuration option.
icidtwakeup Output Registered wake signal. Indicates that a message is arriving or is about to arrive on
the icid bus
icidtkeep[(<stream_data_width>/8)−1:0] Output Indicates the data bytes that must be transferred. This signal is only present on the
ITS.
icidtid[variable:0] Output Specifies the source ITS. This signal is only present on the Distributor, so the system
must provide an icidtid signal.
Distributor to Wake Request AXI4-Stream interface, icdw bus
Signal Direction Description
icdwtready Input
icdwtvalid Output
icdwtdata[15:0] Output
AXI4-Stream compliant bus for communication from the Distributor to the Wake Request block. The interface
is fully credited and can be sent over any free-flowing interconnect.
The icdw bus is not exposed when the top level is stitched.
icdwtwakeup Output Registered wake signal to indicate that a message is arriving or is about to arrive on the icdw bus.
This signal is not exposed when the top level is stitched.
Distributor to SPI Collator AXI4-Stream interface, icdc bus
Signal Direction Description
icdctready Input
icdctvalid Output
icdctdata[15:0] Output
AXI4-Stream compliant bus for communication between the Distributor and the SPI Collator. The interface is
fully credited and can be sent over any free-flowing interconnect.
icdctwakeup Output Registered wake signal to indicate that a message is arriving or is about to arrive on the icdc bus
icdctdest Output Indicates that the SPI Collator number is always 0. This signal is only present on the Distributor.
SPI Collator to Distributor AXI4-Stream interface, iccd bus
Signal Direction Description
iccdtready Input
iccdtvalid Output
iccdtdata[15:0] Output
AXI4-Stream compliant bus for communication between the SPI Collator and the Distributor. The interface is
fully credited and can be sent over any free-flowing interconnect.
iccdtwakeup Output Registered wake signal to indicate that a message is arriving or is about to arrive on the iccd bus
iccdtid Output Indicates the SPI Collator number. This signal is only present on the Distributor, and must be set LOW.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 261 of 268