ARM CoreLink GIC-600AE

Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Programmers model
EventID Event Description Filter
0x31 LPI_OOL_STORED LPI stored out of location. Prevents clock gating and Q-Channel clock gating. -
0x32 LPI_HIT_EN LPI property read cache hit enabled. Uses the filter from counter 0 only. Target/ID
range
0x33 LPI_HIT_DIS LPI property read cache hit disabled. Uses the filter from counter 0 only. Target/ID
range
0x34 LPI_HIT LPI property read cache hit. Uses the filter from counter 0 only. Target/ID
range
0x35 LPI_MATCH LPI coalesced. Uses the filter from counter 0 only. Target/ID
range
0x36 LPI_FAS Number of slots free on new LPI None
0x37 LPI_PROP_EN Enabled LPI property fetch. Uses the filter from counter 0. Target/ID
range
0x38 LPI_PROP_DIS Disabled LPI property fetch. Uses the filter from counter 0. Target/ID
range
0x39 LPI_PROP LPI property fetch. Uses the filter from counter 0. Target/ID
range
0x3A LPI_COMP_INC_MERGE Indicates that an LPI has completed.
Uses the filter from counter 0.
Target/ID
range
0x50 SPI_COL_MSG New message from SPI Collator ID range
0x51 SPI_ENABLED SPI enabled (new SPI or register access if pending) ID range
0x52 SPI_DISABLED SPI disabled (new SPI that is disabled or register access if pending) ID range
0x53 SPI_PENDING_SET New SPI pending valid ID range
0x54 SPI_PENDING_CLR SPI pending bit cleared ID range
0x55 SPI_MATCH Collated edge-based SPI. Excludes collation in the SPI Collator. ID range
0x57 SPI_CC_IN SPI from remote chip ID range/Chip
0x58 SPI_CC_OUT SPI sent to remote chip ID range/Chip
0x5A SPI_CC_DEACT SPI deactivate message sent ID range/Chip
0x60 PT_IN_EN Enabled interrupt written to Pending table Target/ID
range
0x61 PT_IN_DIS Disabled interrupt written to Pending table Target/ID
range
0x62 PT_PRI Priority of interrupt written to Pending table Target/ID
range
0x63 PT_IN Interrupt written to Pending table Target/ID
range
0x64 PT_MATCH Interrupt already set in Pending table Target/ID
range
0x65 PT_OUT_EN Enabled interrupt taken out of Pending table (also covered PT_MATCH when
enabled)
Target/ID
range
0x66 PT_OUT_DIS Disabled interrupt taken out of Pending table (also covered PT_MATCH when
disabled)
Target/ID
range
0x67 PT_OUT Interrupt taken out of Pending table (also covered PT_MATCH) Target/ID
range
0x68 PT_BLOCK_SENT_CC Pending table block that is sent as part of MOVALL None
0x70 SPI_CC_LATENCY SPIs outstanding Chip
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 167 of 268