EasyManuals Logo

ARM CoreLink GIC-600AE User Manual

Default Icon
268 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #201 background imageLoading...
Page #201 background image
Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Functional Safety
GIC block Safety Mechanism ID Description
9 PPI User1 SM
10 MBIST REQ error.
This Safety Mechanism is disabled by default.
11 PPI interrupt parity protection error
12 PPI FMU ClkGate override.
This Safety Mechanism is disabled by default.
0 Reserved
1 ITS dual lock-step error
2 ITS→GICD AXI4-Stream interface error
3 ITS ACE-Lite subordinate interface error
4 ITS ACE-Lite manager interface error
5 ITS Q-Channel interface error
6 ITS RAM DED error
7 ITS RAM address decode error
8 Bypass ACE switch error
9 ITS RAM SEC error
10 ITS User0 SM
11 ITS User1 SM
12 ITS→GICD monolithic interface error
13 MBIST REQ error.
This Safety Mechanism is disabled by default.
ITS
14 ITS FMU ClkGate override.
This Safety Mechanism is disabled by default.
0 Reserved
1 SPI Collator dual lock-step error
2 SPI Collator→GICD AXI4-Stream interface error
3 SPI Collator Q-Channel interface error
4 SPI Collator Q-Channel clock error
SPI Collator
5 SPI interrupt parity error
0 Reserved
1 Wake Request dual lock-step error
Wake Request
2 Wake Request→GICD AXI4-Stream interface error
The SMID value 0 for error record[N] indicates that the FMU has detected an uncorrected error in
the corresponding remote GIC block (PPI, ITS, SPI Collator, or Wake Request) as indicated by the
fmu_err_out/fmu_err_in signals. The Safety Mechanism that reports this error has still not been
determined. The Safety Mechanism that reports the error is updated after the Safety Mechanism in
the remote GIC block sends this information over the DTI interface to the FMU in the GICD, and
then this information is updated in the FMU_ERR<n>STATUS.IERR field.
If a software read of FMU_ERR<n>STATUS.IERR returns SMID:0, then we expect the software to
read this register again. If repeat reads of IERR always return SMID:0, then it might indicate that
the AXI4-Stream interconnect is broken, possibly due to a permanent fault, and is unable to receive
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 201 of 268

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM CoreLink GIC-600AE and is the answer not in the manual?

ARM CoreLink GIC-600AE Specifications

General IconGeneral
BrandARM
ModelCoreLink GIC-600AE
CategoryController
LanguageEnglish

Related product manuals