ARM CoreLink GIC-600AE

Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Signal descriptions
Subordinate write response channel signals
Signal Direction Description
bresp_[its[_<num>]]_s[1:0] Output This signal indicates the status of the write transaction.
buser_[its[_<num>]]_s[n:0] Output Write response User signal, where n = axis_buser_width−1.
Subordinate read address channel signals
Signal Direction Description
arcache_[its[_<num>]]_s[3:0] Input This signal indicates how transactions are required to progress through a system.
arbar_[its[_<num>]]_s[1:0] Input This signal indicates a read barrier transaction.
arsnoop_[its[_<num>]]_s[3:0] Input This signal indicates the transaction type for Shareable read transactions.
ardomain_[its[_<num>]]_s[1:0] Input This signal indicates the Shareability domain of a read transaction.
araddr_[its[_<num>]]_s[n:0] Input The read address gives the address of the first transfer in a read burst transaction. Where n =
axis_addr_width−1.
arid_[its[_<num>]]_s[n:0] Input This signal is the identification tag for the read address group of signals. Where n = axis_
rid_width−1.
arlen_[its[_<num>]]_s[7:0] Input This signal indicates the exact number of transfers in a burst. This changes between AXI3 and
AXI4.
arsize_[its[_<num>]]_s[2:0] Input This signal indicates the size of each transfer in the burst.
aruser_[its[_<num>]]_s[n:0] Input This signal indicates some user-defined sideband content that transfers with the read address.
The GIC-600AE ignores aruser data that it receives on the GICD (Distributor) subordinate
port or the ITS page containing the GITS_TRANSLATER register. Where n = 0 on the GICD
interface and n = axis_aruser_width−1 on an ITS interface.
arburst_[its[_<num>]]_s[1:0] Input The burst type and the size information determine how the address for each transfer within the
burst is calculated.
arprot_[its[_<num>]]_s[2:0] Input This signal indicates the privilege and security level of the transaction, and whether the
transaction is a data access or an instruction access.
arvalid_[its[_<num>]]_s Input This signal indicates that the channel is signaling valid read address and control information.
arready_[its[_<num>]]_s Output This signal indicates that the subordinate is ready to accept an address and associated control
signals.
Subordinate read data channel signals
Signal Direction Description
rid_[its[_<num>]]_s[n:0] Output This signal is the identification tag for the read data group of signals that the subordinate generates.
Where n = axis_rid_width−1.
rdata_[its[_<num>]]_s[n:0] Output Read data, where n = axis_data_width−1
rresp_[its[_<num>]]_s[1:0] Output This signal indicates the status of the read transfer.
rlast_[its[_<num>]]_s Output This signal indicates the last transfer in a read burst.
rvalid_[its[_<num>]]_s Output This signal indicates that the channel is signaling the required read data.
rready_[its[_<num>]]_s Input This signal indicates that the manager can accept the read data and response information.
ruser_[its[_<num>]]_s[n:0] Output Read response User signal, where n = axis_ruser_width−1
14
The variable is configuration-dependent.
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 256 of 268