EasyManuals Logo

Infineon TriCore TC1.6P User Manual

Infineon TriCore TC1.6P
484 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #121 background imageLoading...
Page #121 background image
TriCore
®
TC1.6P & TC1.6E
32-bit Unified Processor Core
Instruction Set
V1.0 2013-07
User Manual (Volume 2) 3-74
CMOV (16-bit)
Conditional Move (16-bit)
Description
CMOVD[a], D[15], const4 (SRC)
CMOVD[a], D[15], D[b] (SRR)
Status Flags
Examples
See Also
CADD, CADDN, CMOVN (16-bit), CSUB, CSUBN, SEL, SELN
If the contents of data register D[15] are not zero, copy the contents of either data register D[b] (instruction format
SRR) or const4 (instruction format SRC) to data register D[a]; otherwise the contents of D[a] is unchanged. The
const4 value is sign-extended.
D[a] = ((D[15] != 0) ? sign_ext(const4) : D[a]);
D[a] = ((D[15] != 0) ? D[b] : D[a]);
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.
cmov d1, dl5, d2
cmov d1, dl5, #6
15
const4
12 11
a
8 7
AA
H
0
15
b
12 11
a
8 7
2A
H
0

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Infineon TriCore TC1.6P and is the answer not in the manual?

Infineon TriCore TC1.6P Specifications

General IconGeneral
BrandInfineon
ModelTriCore TC1.6P
CategoryMicrocontrollers
LanguageEnglish

Related product manuals