EasyManua.ls Logo

Infineon TriCore TC1.6P - LDUCX - Load Upper Context

Infineon TriCore TC1.6P
484 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
TriCore
®
TC1.6P & TC1.6E
32-bit Unified Processor Core
Instruction Set
V1.0 2013-07
User Manual (Volume 2) 3-173
LDUCX
Load Upper Context
Description
Load the contents of the memory block specified by the addressing mode into registers A[10] to A[15] and D[8] to
D[15]. This operation is used normally to restore GPR values that were saved previously by a STUCX instruction.
Note:The effective address (EA) specified by the addressing mode must be aligned on a 16-word boundary. For
this instruction the addressing mode is restricted to absolute (ABS) or base plus short offset (BO).
Note:This instruction may not be used to access peripheral space.
LDUCXoff18 (ABS)(Absolute Addressing Mode)
EA = {off18[17:14], 14b'0, off18[13:0]};
{dummy, dummy, A[10:11], D[8:11], A[12:15], D[12:15]} = M(EA, 16-word);
LDUCXA[b], off10 (BO)(Base + Short Index Addressing Mode)
EA = A[b][31:0] + sign_ext(off10);
{dummy, dummy, A[10:11], D[8:11], A[12:15], D[12:15]} = M(EA, 16-word);
Status Flags
Examples
-
See Also
LDLCX, RSLCX, STLCX, STUCX, SVLCX, LDUCX
C Not set by this instruction.
V Not set by this instruction.
SV Not set by this instruction.
AV Not set by this instruction.
SAV Not set by this instruction.
31
off18[9:6]
28 27
03
H
26 25
off18[13:10]
22 21
off18[5:0]
16 15
off18[17:14]
12 11
-
8 7
15
H
0
31
off10[9:6]
28 27
25
H
22 21
off10[5:0]
16 15
b
12 11
-
8 7
49
H
0

Table of Contents

Related product manuals