Arm
®
CoreLink™ GIC-600AE Generic Interrupt Controller
Technical Reference Manual
Document ID: 101206_0003_04_en
Issue: 04
Functional Safety
Procedure
1. Tie off the unused parity chk input signal bits to any value, either HIGH or LOW.
2. Disable the following AXI4-Stream interface SMs, using the FMU_SMEN register.
Table 6-10: Safety Mechanisms to disable for unprotected interconnect
Block Block ID SM ID SM description
0 3 GICD-PPI AXI4-Stream interface error
0 4 GICD-ITS AXI4-Stream interface error
0 5 GICD-SPI Collator AXI4-Stream interface error
0 20 FMU APB parity error
GICD
0 21 GICD-Wake Request AXI4-Stream interface error
SPI Collator 1 2 SPI Collator-GICD AXI4-Stream interface error
Wake Request 2 2 Wake Request-GICD AXI4-Stream interface error
ITS 4-11 2 ITS-GICD AXI4-Stream interface error.
Disable this SM for each ITS.
PPI 12-43 2 PPI-GICD AXI4-Stream interface error.
Disable this SM for each PPI.
6.9.2.2.1 Mandatory connections for safety
This section lists the connections that are required when using a non-GIC-rendered interconnect.
The remote blocks use the AXI4-Stream interface to report faults that are detected by their own
Safety Mechanisms to the central GICD.
Each GIC-600AE remote block has an fmu_err_out output signal, which indicates an error within
the block. You must connect this signal to the fmu_err_in input signal of the GICD. This connection
provides a redundant path for error signaling from all remote GIC-600AE blocks to the FMU. The
remote block keeps the fmu_err_out signal asserted until the error recovery software clears the
error.
When using a GIC-rendered interconnect, the fmu_err_* fault signals connect automatically.
However, when using a non-GIC-rendered interconnect, you must manually connect these signals.
The following table lists the mandatory fmu_err_out connections to make when using a non-GIC-
rendered interconnect for FuSa operation.
Table 6-11: Mandatory fmu_err_out signal connections for a non-GIC-rendered interconnect
fmu_err_in[x] && block ID Block
0 GICD
1 SPI Collator
2 Wake Request
3 Reserved
4 ITS0
5 ITS1
6 ITS2
Copyright © 2018–2020, 2022 Arm Limited (or its affiliates). All rights reserved.
Non-Confidential
Page 230 of 268
To Next Page
Loading...