EasyManuals Logo

ST STM32F207 series User Manual

ST STM32F207 series
1381 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1367 background imageLoading...
Page #1367 background image
RM0033 Rev 9 1367/1381
RM0033 Revision history
1375
16-Sep-2013
6
(continued)
I2C:
Replaced “M/SL” by “MSL”.USART:
Removed note in Section 24.3.13: Continuous communication using
DMA
Updated Section 24.3.8: LIN (local interconnection network) mode
CAN:
Removed note in Section 27.2: bxCAN main features.
Ethernet:
Modified ETH_MACA0HR and ETH_DMABMR reset values.
USB OTG:
Removed note related to VDD range limitation below Figure 350:
OTG A-B device connection and Figure 351: USB peripheral-only
connection.
FSMC:
Updated Section : Signals synchronization.
Updated Figure 397: FSMC block diagram.
Updated Section 31.5.4: NOR Flash/PSRAM controller
asynchronous transactions.
Modified differences between Mode B and mode 1 in Section : Mode
2/B - NOR Flash.
Modified differences between Mode C and mode 1 in Section : Mode
C - NOR Flash - OE toggling.
Modified differences between Mode D and mode 1 in Section : Mode
D - asynchronous access with extended address.
Updated NWAIT signal in Figure 412: Asynchronous wait during a
read access, Figure 413: Asynchronous wait during a write access,
Figure 414: Wait configurations, Figure 415: Synchronous
multiplexed read mode - NOR, PSRAM (CRAM) and Figure 416:
Synchronous multiplexed write mode - PSRAM (CRAM).
Updated Section : SRAM/NOR-Flash chip-select control registers
1..4 (FSMC_BCR1..4).
Updated Table 179 to Tab l e 198.
Updated Section 31.1: FSMC main features, Section 31.6.6:
Computation of the error correction code (ECC) in NAND Flash
memory, Section 31.5.4: NOR Flash/PSRAM controller
asynchronous transactions, Section : SRAM/NOR-Flash chip-select
control registers 1..4 (FSMC_BCR1..4), Section : SRAM/NOR-Flash
chip-select timing registers 1..4 (FSMC_BTR1..4) and Section :
SRAM/NOR-Flash write timing registers 1..4 (FSMC_BWTR1..4).
Replaced SRAM/CRAM by SRAM/PSRAM in the whole section.
Changed bits 27 to 20 of FSMC_BWTR1..4 to reserved.
Updated definition of PWID in Section : PC Card/NAND Flash control
registers 2..4 (FSMC_PCR2..4).
Table 224. Document revision history (continued)
Date Version Changes

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F207 series and is the answer not in the manual?

ST STM32F207 series Specifications

General IconGeneral
BrandST
ModelSTM32F207 series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals