Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 133
UG586 November 30, 2016
www.xilinx.com
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
X-Ref Target - Figure 1-56
Figure 1-56: PHY Block Diagram
)/,/')#
)3%2$%3
/3%2$%3
/$$2
)$%,!9
$$2
$$2
3$2!-
)/
&)&/S
&0'!
$$2$$23$2!-0(9)NTERFACE
&0'!,OGIC
0(9
#ONTROL
"LOCK
0(!3%2
?).S
0(!3%2
?/54S
5'?C??
-EMORY!DDR#MD#ONTROL
AND)/&)&/%NABLES
7RITE$ATA-ASK
2EAD$ATA
)/&)&/3TATUS&LAGS
0(9#ONTROL7ORD
#ONTROL%NABLE
#ALIBRATION%NABLE
)NITIALIZATION
3TATUS
2EAD
$ATA6ALID
0(!3%2?).
$ELAY
#ONTROLS
0(!3%2?/54
$ELAY
#ONTROLS
0(9#ONTROL3TATUS
)#,+
!DDR#MC
#ONTROL
7RITE$ATA
)#,+$)6
$13
/#,+
/#,+$)6
/#,+?$%,!9%$
#LOCKS
!DDR#MD#ONTROL
3TROBE$13
-ASK$-
$ATA$1
3YSTEM#LOCK
2ESET
$IVIDEDBYOR
OF-%-?2%&#,+
3YSTEM2ESET
)$%,!92%&#,+
2EAD
$ATA/FFSET
)/"
7RITE
,EVELING
7RITE
#ALIBRATION
,OGIC
2EAD
,EVELING
3TAGE
AND
,OGIC
)NITIALIZATION
!ND
#ALIBRATION
#OMMAND
3EQUENCER
$$2
$$2
-EMORY
#ONTROLLER
02"3
$ATA0ATTERN
'ENERATOR
3YSTEM
#LOCK2ESET
'ENERATION
2%&?$,,?,/#+
3YNC?)N
&2%1?2%&#,+
-%-?2%&#,+
Send Feedback

Xilinx Zynq-7000 Specifications

General

Series	Zynq-7000
Number of Cores	Dual-core
Processor Speed	Up to 1 GHz
Device Type	SoC
Logic Cells	Up to 350K
DSP Slices	Up to 900
External Memory Interfaces	DDR3, DDR2, LPDDR2
I/O Standards	LVCMOS, HSTL, SSTL
Operating Temperature	-40°C to +100°C (Industrial), 0°C to +85°C (Commercial)
Package Options	Various BGA packages
I/O Voltage	3.3V