EasyManua.ls Logo

Xilinx Zynq-7000 - Memory Model License

Xilinx Zynq-7000
678 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 538
UG586 November 30, 2016
www.xilinx.com
Chapter 4: LPDDR2 SDRAM Memory Interface Solution
Memory Model License
The MIG tool can output a chosen vendor’s memory model for simulation purposes for
memories such as LPDDR2 SDRAMs. To access the models in the output sim folder, click the
license agreement (Figure 4-26). Read the license agreement and check the Accept License
Agreement box to accept it. If the license agreement is not agreed to, the memory model
is not made available. A memory model is necessary to simulate the design.
X-Ref Target - Figure 4-25
Figure 4-25: Summary
Send Feedback

Table of Contents

Other manuals for Xilinx Zynq-7000

Related product manuals