Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 411
UG586 November 30, 2016
www.xilinx.com
Chapter 3: RLDRAM II and RLDRAM 3 Memory Interface Solutions
mig_7series_v4_1
docs
example_design
par
rtl
traffic_gen
sim
synth
user_design
rtl
clocking
controller
ip_top
phy
ui
xdc
Directory and File Contents
The 7 series FPGAs core directories and their associated files are listed in this section for
Vivado implementations.
<component name>/example_design/
The example_design directory structure contains all necessary RTL, constraints, and
script files for simulation and implementation of the complete MIG example design with a
test bench.
Table 3-1 lists the files in the example_design/rtl directory.
Table 3-1: Files in example_design/rtl Directory
Name Description
example_top.v
This top-level module serves as an example for connecting the user design to
the 7 series FPGAs memory interface core.
Send Feedback

Xilinx Zynq-7000 Specifications

General

Series	Zynq-7000
Number of Cores	Dual-core
Processor Speed	Up to 1 GHz
Device Type	SoC
Logic Cells	Up to 350K
DSP Slices	Up to 900
External Memory Interfaces	DDR3, DDR2, LPDDR2
I/O Standards	LVCMOS, HSTL, SSTL
Operating Temperature	-40°C to +100°C (Industrial), 0°C to +85°C (Commercial)
Package Options	Various BGA packages
I/O Voltage	3.3V