Reference Manual ADuCM356
REGISTER DETAILS: DMA
analog.com Rev. A | 175 of 312
Table 211. Bit Descriptions for ERRCHNL_CLR (Continued)
Bits Bit Name Settings Description Reset Access
1 When read as 1, a bus error control is pending. When written as 1, bit is cleared.