Reference Manual ADuCM356
AFE WATCHDOG TIMER
analog.com Rev. A | 282 of 312
INTERRUPT MODE
If a watchdog reset occurs while debugging via the SWD port, com-
munications between the debugger and the ADuCM356 can be lost.
As such, while debugging, the user can optionally configure the
watchdog timer to generate an interrupt instead of a reset. Enable
this feature only during code development and debug. Enable the
watchdog timer to generate a reset in full user applications. Setting
WDTCON, Bit 0 to 1 or 0 has no effect in interrupt mode. The
following are example instructions to set up the watchdog timer in
interrupt mode:
pADI_AFEWDT->WDTLD = 0x200; //4second timeout
period
pADI_AFEWDT->WDTCON = 0x44A; // WDT IRQ, Winâ–º
dow On, periodic, Clock div256,
NVIC_EnableIRQ(AFE_Watchdog_IRQn); // Enable
the NVIC interrupt for the AFE Watchdog timer
To Next Page
Loading...
Need help?
General