Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 328
UG586 November 30, 2016
www.xilinx.com
Chapter 2: QDR II+ Memory Interface Solution
X-Ref Target - Figure 2-44
Figure 2-44: Write Path
/54?&)&/
$;=
234
72#,+
2$#,+
2$%.
&5,,
$;=
$;=
$;=
$;=
$;=
$;=
$;=
$;=
$;=
&2%
1""
72%.
1;=
1;=
1;=
1;=
1;=
1;=
1;=
1;=
1;=
1;=
-%-2%&#,+
&2%12%&#,+
&).%%.!",%
&).%).#
/#,+$)6
/#,+
/#,+$%,!9%$
/3%2$%3234
0HY?WR?EN
/F?FULL
&ROM0,,
&ROM0,,
0(!3%2?/54?0(9
0(!3%2?2%&
0(9?#/.42/,
#,+).
,/#+%$
072$7.
234
0(9#4,!,-/34&5,,
0(9#4,&5,,
0(9#4,%-049
0(9#4,2%!$9
-%-2%&#,+
0(9#,+
0(9#4,-342%-049
0(9#4,7$
0(9#4,72%.!",%
0,,,/#+
2%&$,,,/#+
2%3%4
39.#).
/54"52340%.$).'
&ROM0,,
4O &ROM
)NITIALIZATION
,OGIC
&ROM)NITIALIZATION,OGIC
&ROM)NITIALIZATION,OGIC
RST
"52340%.$).'0(9
234
&ROM-ASTER
PHY?CONTROL
4OOTHER
PHY?CONTROL
BLOCKS
OUTPUTDATATOA
BYTEGROUP
7RITE?ENABLE
FROMFABRIC
02%?&)&/
$
1
#,+
72%.
0HY?CLK
2$%.!",%
7RITECLOCKSTO
MEMORY
QDR?KQDR?K
/3%2$%3/0TO
MEMORY
QDR?DQDR?BW
5'?C??
/,/')#
/3%2$%3
/$$2
Send Feedback

Xilinx Zynq-7000 Specifications

General

Series	Zynq-7000
Number of Cores	Dual-core
Processor Speed	Up to 1 GHz
Device Type	SoC
Logic Cells	Up to 350K
DSP Slices	Up to 900
External Memory Interfaces	DDR3, DDR2, LPDDR2
I/O Standards	LVCMOS, HSTL, SSTL
Operating Temperature	-40°C to +100°C (Industrial), 0°C to +85°C (Commercial)
Package Options	Various BGA packages
I/O Voltage	3.3V