Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 217
UG586 November 30, 2016
www.xilinx.com
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
2DQ30 D_10 N 47 –
2DQ29 D_09 P 46 –
2DQ28 D_08 N 45 –
2 DQS3_P D_07 P 44 DQS-P
2 DQS3_N D_06 N 43 DQS-N
2DQ27 D_05 P 42 –
2DQ26 D_04 N 41 –
2DQ25 D_03 P 40 –
2DQ24 D_02 N 39 –
2DM3 D_01 P 38 –
2– D_00N 37 –
2DQ23 C_11 P 36 –
2DQ22 C_10 N 35 –
2DQ21 C_09 P 34 –
2DQ20 C_08 N 33 –
2 DQS2_P C_07 P 32 DQS-P
2 DQS2_N C_06 N 31 DQS-N
2DQ19 C_05 P 30 –
2DQ18 C_04 N 29 –
2 DQ17 C_03 P 28 CCIO-P
2DQ16 C_02 N 27 CCIO-N
2 DM2 C_01 P 26 CCIO-P
2 – C_00 N 25 CCIO-N
2 DQ15 B_11 P 24 CCIO-P
2DQ14 B_10 N 23 CCIO-N
2 DQ13 B_09 P 22 CCIO-P
2DQ12 B_08 N 21 CCIO-N
2 DQS1_P B_07 P 20 DQS-P
2 DQS1_N B_06 N 19 DQS-N
2DQ11 B_05 P 18 –
2DQ10 B_04 N 17 –
2DQ9 B_03 P 16 –
2DQ8 B_02 N 15 –
2DM1 B_01 P 14 –
Table 1-70: 32-Bit DDR3 Interface Contained in Two Banks (Cont’d)
Bank Signal Name Byte Group I/O Type I/O Number
Special
Designation
Send Feedback

Xilinx Zynq-7000 Specifications

General

Series	Zynq-7000
Number of Cores	Dual-core
Processor Speed	Up to 1 GHz
Device Type	SoC
Logic Cells	Up to 350K
DSP Slices	Up to 900
External Memory Interfaces	DDR3, DDR2, LPDDR2
I/O Standards	LVCMOS, HSTL, SSTL
Operating Temperature	-40°C to +100°C (Industrial), 0°C to +85°C (Commercial)
Package Options	Various BGA packages
I/O Voltage	3.3V