Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 219
UG586 November 30, 2016
www.xilinx.com
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
1DQ54 C_10 N 35 –
1DQ53 C_09 P 34 –
1DQ52 C_08 N 33 –
1 DQS6_P C_07 P 32 DQS-P
1 DQS6_N C_06 N 31 DQS-N
1DQ51 C_05 P 30 –
1DQ50 C_04 N 29 –
1 DQ49 C_03 P 28 CCIO-P
1 DQ48 C_02 N 27 CCIO-N
1 DM6 C_01 P 26 CCIO-P
1 – C_00 N 25 CCIO-N
1 DQ47 B_11 P 24 CCIO-P
1 DQ46 B_10 N 23 CCIO-N
1 DQ45 B_09 P 22 CCIO-P
1 DQ44 B_08 N 21 CCIO-N
1 DQS5_P B_07 P 20 DQS-P
1 DQS5_N B_06 N 19 DQS-N
1DQ43 B_05 P 18 –
1DQ42 B_04 N 17 –
1DQ41 B_03 P 16 –
1DQ40 B_02 N 15 –
1DM5 B_01 P 14 –
1– B_00N 13 –
1DQ39 A_11 P 12 –
1DQ38 A_10 N 11 –
1DQ37 A_09 P 10 –
1DQ36 A_08 N 9 –
1 DQS4_P A_07 P 8 DQS-P
1 DQS4_N A_06 N 7 DQS-N
1DQ35 A_05 P 6 –
1DQ34 A_04 N 5 –
1DQ33 A_03 P 4 –
1DQ32 A_02 N 3 –
1DM4 A_01 P 2 –
Table 1-71: 64-Bit DDR3 Interface in Three Banks (Cont’d)
Bank Signal Name Byte Group I/O Type I/O Number
Special
Designation
Send Feedback

Xilinx Zynq-7000 Specifications

General

Series	Zynq-7000
Number of Cores	Dual-core
Processor Speed	Up to 1 GHz
Device Type	SoC
Logic Cells	Up to 350K
DSP Slices	Up to 900
External Memory Interfaces	DDR3, DDR2, LPDDR2
I/O Standards	LVCMOS, HSTL, SSTL
Operating Temperature	-40°C to +100°C (Industrial), 0°C to +85°C (Commercial)
Package Options	Various BGA packages
I/O Voltage	3.3V