Xilinx Zynq-7000

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 276
UG586 November 30, 2016
www.xilinx.com
Chapter 2: QDR II+ Memory Interface Solution
3. Click Next to proceed to the Project Name page (Figure 2-3). Enter the Project Name
and Project Location. Based on the details provided, the project is saved in the
directory.
X-Ref Target - Figure 2-2
Figure 2-2: Create a New Vivado Tool Project
X-Ref Target - Figure 2-3
Figure 2-3: Project Name
Send Feedback