EasyManua.ls Logo

Xilinx Zynq-7000

Xilinx Zynq-7000
678 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 663
UG586 November 30, 2016
www.xilinx.com
Chapter 5: Multicontroller Design
8. All user-design RTL files and constraints files (XDC files) can be viewed in the Sources >
Libraries tab (Figure 5-25).
X-Ref Target - Figure 5-24
Figure 5-24: Generate Window
X-Ref Target - Figure 5-25
Figure 5-25: Vivado Project – RTL and Constraints Files
Send Feedback

Table of Contents

Other manuals for Xilinx Zynq-7000

Related product manuals