Xilinx Zynq-7000 User Manual

Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 403
UG586 November 30, 2016
www.xilinx.com
Chapter 3: RLDRAM II and RLDRAM 3 Memory Interface Solutions
2. Click Out-of-Context Settings to configure generation of synthesized checkpoints. To
enable the Out-of-Context flow, enable the check box. To disable the Out-of-Context
flow, disable the check box. The default option is “enable” as shown in Figure 3-26.
3. MIG designs comply with “Hierarchical Design" flow in Vivado. For more information,
see the Vivado
Design Suite User Guide: Hierarchical Design (UG905) [Ref 5] and the
Vivado Design Suite Tutorial: Hierarchical Design (UG946) [Ref 6].
X-Ref Target - Figure 3-26
Figure 3-26: Out-of-Context Settings Window
Send Feedback

Xilinx Zynq-7000 Specifications

General

Brand	Xilinx
Model	Zynq-7000
Category	Motherboard
Language	English