EasyManua.ls Logo

Xilinx Zynq-7000

Xilinx Zynq-7000
678 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 545
UG586 November 30, 2016
www.xilinx.com
Chapter 4: LPDDR2 SDRAM Memory Interface Solution
9. The Vivado Design Suite supports Open IP Example Design flow. To create the example
design using this flow right-click the IP in the Source Window, as shown in Figure 4-34
and select.
10. This option creates a new Vivado project. Selecting the menu brings up a dialog box,
which guides you to the directory for a new design project. Select a directory (or use the
defaults) and click OK.
This launches a new Vivado project with all example design files and a copy of the IP.
This project has example_top as the Implementation top directory, and sim_tb_top
as the Simulation top directory, as shown in Figure 4-35.
X-Ref Target - Figure 4-34
Figure 4-34: Open IP Example Design
Send Feedback

Table of Contents

Other manuals for Xilinx Zynq-7000

Related product manuals