Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1 521
UG586 November 30, 2016
www.xilinx.com
Chapter 4: LPDDR2 SDRAM Memory Interface Solution
8. Click Next to proceed to the Default Part page (Figure 4-8) where the device that
needs to be targeted can be selected. The Default Part page appears as shown in
Figure 4-8.
X-Ref Target - Figure 4-7
Figure 4-7: Add Constraints (Optional)
X-Ref Target - Figure 4-8
Figure 4-8: Default Part (Default Window)
To Next Page
Loading...
