Intel Arria 10 User Manual

Parameter Value Description
network. The master CGB generates both the high and low speed
clocks. The master channel generates the PCS control signals and
distributes to other channels through a control plane block.
The default value is Not bonded.
Refer to Channel Bonding section in PLLs and Clock Networks
chapter for more details.
PCS TX channel
bonding master
Auto, 0 to <number of
channels> -1
Specifies the master PCS channel for PCS bonded configurations.
Each Native PHY IP core instance configured with bonding must
specify a bonding master. If you select Auto, the Native PHY IP
core automatically selects a recommended channel.
The default value is Auto. Refer to the PLLs and Clock Networks
chapter for more information about the TX channel bonding
master.
Actual PCS TX channel
bonding master
0 to <number of
channels> -1
This parameter is automatically populated based on your selection
for the PCS TX channel bonding master parameter. Indicates
the selected master PCS channel for PCS bonded configurations.
Table 12. TX PLL Options
Parameter Value Description
TX local clock division
factor
1, 2, 4, 8 Specifies the value of the divider available in the transceiver
channels to divide the TX PLL output clock to generate the correct
frequencies for the parallel and serial clocks.
Number of TX PLL
clock inputs per
channel
1, 2, 3 , 4 Specifies the number of TX PLL clock inputs per channel. Use this
parameter when you plan to dynamically switch between TX PLL
clock sources. Up to four input sources are possible.
Initial TX PLL clock
input selection
0 to <number of TX
PLL clock inputs> -1
Specifies the initially selected TX PLL clock input. This parameter
is necessary when you plan to switch between multiple TX PLL
clock inputs.
Table 13. TX PMA Optional Ports
Parameter Value Description
Enable
tx_pma_analog_reset_ack
port
On/Off
Enables the optional tx_pma_analog_reset_ack output port.
This port should not be used for register mode data transfers.
Enable tx_pma_clkout port On/Off
Enables the optional tx_pma_clkout output clock. This is the low
speed parallel clock from the TX PMA. The source of this clock is
the serializer. It is driven by the PCS/PMA interface block.
(24)
Enable tx_pma_div_clkout
port
On/Off
Enables the optional tx_pma_div_clkout output clock. This
clock is generated by the serializer. You can use this to drive core
logic, to drive the FPGA - transceivers interface.
If you select a tx_pma_div_clkout division factor of 1 or 2,
this clock output is derived from the PMA parallel clock. If you
select a tx_pma_div_clkout division factor of 33, 40, or 66,
this clock is derived from the PMA high serial clock. This clock is
commonly used when the interface to the TX FIFO runs at a
different rate than the PMA parallel clock frequency, such as 66:40
applications.
tx_pma_div_clkout division
factor
Disabled, 1, 2,
33, 40, 66
Selects the division factor for the tx_pma_div_clkout output
clock when enabled.
(25)
continued...
(24)
This clock should not be used to clock the FPGA - transceivers interface. This clock may be
used as a reference clock to an external clock cleaner.
2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
52

Intel Arria 10 Specifications

General

Brand	Intel
Model	Arria 10
Category	Transceiver
Language	English