EasyManuals Logo
Home>Intel>Transceiver>Arria 10

Intel Arria 10 User Manual

Intel Arria 10
607 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #40 background imageLoading...
Page #40 background image
The Avalon-MM master enables PLL and channel reconfiguration. You can dynamically
adjust the PMA parameters, such as differential output voltage swing (Vod), and pre-
emphasis settings. This adjustment can be done by writing to the Avalon-MM
reconfiguration registers through the user generated Avalon-MM master.
For detailed information on dynamic reconfiguration, refer to Reconfiguration Interface
and Dynamic Reconfiguration chapter.
Related Information
Reconfiguration Interface and Dynamic Reconfiguration on page 502
2.2.9. Connect the PHY IP to the PLL IP Core and Reset Controller
Connect the PHY IP, PLL IP core, and the reset controller. Write the top level module to
connect all the IP blocks.
All of the I/O ports for each IP, can be seen in the <phy instance name>.v file or <phy
instance name>.vhd, and in the <phy_instance_name>_bb.v file.
For more information about description of the ports, refer to the ports tables in the
PLLs, Using the Transceiver Native PHY IP Core, and Resetting Transceiver Channels
chapters.
Related Information
Enhanced PCS Ports on page 76
Standard PCS Ports on page 86
Resetting Transceiver Channels on page 416
Using the Arria 10 Transceiver Native PHY IP Core on page 45
PLLs and Clock Networks on page 347
2.2.10. Connect Datapath
Connect the transceiver PHY layer design to the Media Access Controller (MAC) IP core
or to a data generator / analyzer or a frame generator / analyzer.
2.2.11. Make Analog Parameter Settings
Make analog parameter settings to I/O pins using the Assignment Editor or updating
the Quartus Prime Settings File.
After verifying your design functionality, make pin assignments and PMA analog
parameter settings for the transceiver pins.
1. Assign FPGA pins to all the transceiver and reference clock I/O pins. For more
details, refer to the Arria 10 Pin Connection Guidelines.
2. Set the analog parameters to the transmitter, receiver, and reference clock pins
using the Assignment Editor.
All of the pin assignments and analog parameters set using the Pin Planner and
the Assignment Editor are saved in the <top_level_project_name>.qsf file. You
can also directly modify the Quartus Settings File (.qsf) to set PMA analog
parameters.
2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
40

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Arria 10 and is the answer not in the manual?

Intel Arria 10 Specifications

General IconGeneral
BrandIntel
ModelArria 10
CategoryTransceiver
LanguageEnglish

Related product manuals