EasyManuals Logo

Intel Arria 10 User Manual

Intel Arria 10
607 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #533 background imageLoading...
Page #533 background image
6.12.4. Enabling and Disabling Loopback Modes Using Direct
Reconfiguration Flow
Arria 10 devices have three loopback modes:
Serial Loopback
Reverse Serial Loopback (Pre-CDR)
Reverse Serial Loopback (Post-CDR)
The loopback mode can be dynamically reconfigured by accessing the register space.
Serial Loopback Mode
In serial loopback mode, a path exists between the serializer of the transmitter and
the CDR of the receiver, so that the data from the CDR is recovered from the serializer
while the data from the receiver serial input pin is ignored. You can enable or disable
this mode.
Figure 273. Serial Loopback Mode
PCS PMA
Serializer
PCS PMA
Deserializer
Transmitter
Receiver
CDR
Serial Loopback
To enable serial loopback mode:
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address 0x2E1 to set bit 0 to 1’b1
3. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
To disable serial loopback mode:
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address 0x2E1 to set bit 0 to 1’b0
3. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
You can also enable the serial loopback mode by turning on Enable rx_seriallpbken
port in the Native PHY IP Parameter Editor and driving the port to 1’b1.
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
533

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Arria 10 and is the answer not in the manual?

Intel Arria 10 Specifications

General IconGeneral
Transceiver Data RateUp to 17.4 Gbps
Transceiver Protocols SupportedCPRI, JESD204B
Transceiver Power ConsumptionVaries depending on configuration and data rate. Refer to Intel Arria 10 device power estimation tools.
Transceiver FeaturesClock data recovery
Power Consumption per ChannelVaries depending on data rate and equalization settings. Refer to Intel Arria 10 device power estimation tools.
Transceiver TypeFPGA integrated transceiver
Operating Temperature Range-40°C to 100°C (Industrial)
Number of Transceiver Channelsup to 96 full-duplex

Related product manuals