Table 278. Bit Values to Be Set
Address Bit Values
0x137[7] 1’b0
0x13C[7] 1’b1
0x132[5:4] 2’b01
0x142[4] 1’b0
0x11D[0] 1’b0
Disabling Reverse Serial Loopback Mode (Pre-CDR and Post-CDR)
To disable reverse-serial loopback mode, set the address bits to the following values,
by performing read-modify-write.
Table 279. Bit Values to Be Set
Address Bit Values
0x137[7] 1’b0
0x13C[7] 1’b0
0x132[5:4] 2’b00
0x142[4] 1’b0
0x11D[0] 1’b0
Related Information
Steps to Perform Dynamic Reconfiguration on page 516
6.13. Ports and Parameters
The reconfiguration interface is integrated in the Native PHY instance and the TX PLL
instances. Instantiate the Native PHY and the TX PLL IP cores in Qsys by clicking
Tools ➤ IP Catalog. You can define parameters for IP cores by using the IP core-
specific parameter editor. To expose the reconfiguration interface ports, select the
Enable dynamic reconfiguration option when parameterizing the IP core.
You can share the reconfiguration interface among all the channels by turning on
Share reconfiguration interface when parameterizing the IP core. When this option
is enabled, the IP core presents a single reconfiguration interface for dynamic
reconfiguration of all channels. Address bits [9:0] provide the register address in the
reconfiguration space of the selected channel. The remaining address bits of the
reconfiguration address specify the selected logical channel. For example, if there are
four channels in the Native PHY IP instance, reconfig_address[9:0] specifies the
address and reconfig_address[11:10] are binary encoded to specify the four
channels. For example, 2'b01 in reconfig_address[11:10] specifies logical
channel 1.
The following figure shows the signals available when the Native PHY IP core is
configured for four channels and the Share reconfiguration interface option is
enabled.
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
535
To Next Page
Loading...
Need help?
General
