EasyManua.ls Logo

Renesas RL78 Series - CAN Receive FIFO Access Register Mbh (Rfptrm) (M = 0, 1)

Renesas RL78 Series
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RL78/F13, F14 CHAPTER 18 CAN INTERFACE (RS-CAN LITE)
R01UH0368EJ0210 Rev.2.10 1333
Dec 10, 2015
18.3.40 CAN Receive FIFO Access Register mBH (RFPTRm) (m = 0, 1)
Address RFPTR0L: F05A6H, RFPTR0H: F05A7H
RFPTR1L: F05B6H, RFPTR1H: F05B7H
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
RFDLC[3:0] RFPTR[11:0]
After Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit Symbol Bit Name Description R/W
15 to 12 RFDLC[3:0] Receive FIFO Buffer DLC Data
b15 b14 b13 b12
0 0 0 0 : 0 data bytes
0 0 0 1 : 1 data byte
0 0 1 0 : 2 data bytes
0 0 1 1 : 3 data bytes
0 1 0 0 : 4 data bytes
0 1 0 1 : 5 data bytes
0 1 1 0 : 6 data bytes
0 1 1 1 : 7 data bytes
1 X X X : 8 data bytes
R
11 to 0 RFPTR[11:0] Receive FIFO Buffer Label Data Label information of the received message can be read. R
This register can be read when the RPAGE bit in the GRWCR register is 1.
RFDLC[3:0] Bits
These bits indicate the data length of the message stored in the receive FIFO buffer.
RFPTR[11:0] Bits
These bits indicate the label information of the message stored in the receive FIFO buffer.

Table of Contents

Other manuals for Renesas RL78 Series

Related product manuals