EasyManuals Logo

Renesas RL78 Series User Manual

Renesas RL78 Series
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1410 background imageLoading...
Page #1410 background image
RL78/F13, F14 CHAPTER 18 CAN INTERFACE (RS-CAN LITE)
R01UH0368EJ0210 Rev.2.10 1378
Dec 10, 2015
18.3.81 CAN Global Test Protection Unlock Register (GLOCKK)
Address GLOCKK: F0394H
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
LOCK[15:0]
After Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit Symbol Bit Name Description R/W
15 to 0 LOCK[15:0] Protection Unlock Data Write protection unlock data to use test functions. These
bits are always read as 0.
W
Modify the GLOCKK register only in global test mode.
LOCK[15:0] Bits
Write the protection unlock data shown in Table 18-4 to the LOCK[15:0] bits in succession to allow writing 1 to
the target bit.
Table 18-4. Protection Unlock Data for Test Functions
Test Function Protection Unlock Data 1 Protection Unlock Data 2 Target Bit
RAM test H'7575 H'8A8A RTME bit in the GTSTCTRL register
Writing data to the CAN's SFR area (H'F0300 to H'F039F) except the RAM area after protection is unlocked enables
protection again.
Protection is not enabled even by reading data from the CAN's SFR area or reading/writing data from/to other areas.

Table of Contents

Other manuals for Renesas RL78 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RL78 Series and is the answer not in the manual?

Renesas RL78 Series Specifications

General IconGeneral
CoreRL78
CPU Clock SpeedUp to 32 MHz
Flash MemoryUp to 512 KB
RAMUp to 32 KB
Operating Voltage1.6 V to 5.5 V
Low Power ModesHALT, STOP, SNOOZE
CPU Architecture16-bit
Temperature Range-40°C to +85°C
PackageLQFP
Timers16-bit timers
Communication InterfacesUART, I2C, LIN
A/D Converter12-bit

Related product manuals