RL78/F13, F14 CHAPTER 15 SERIAL ARRAY UNIT
R01UH0368EJ0210 Rev.2.10 816
Dec 10, 2015
15.3.9 Serial channel stop register m (STm)
The STm register is a trigger register that is used to enable stopping communication/count by each channel.
When 1 is written a bit of this register (STmn), the corresponding bit (SEmn) of serial channel enable status register
m (SEm) is cleared to 0 (operation is stopped). Because the STmn bit is a trigger bit, it is cleared immediately when
SEmn = 0.
Set the STm register by a 16-bit memory manipulation instruction.
Set the lower 8 bits of the STm register with a 1-bit or 8-bit memory manipulation instruction with STmL.
Reset signal generation clears the STm register to 0000H.
Figure 15-12. Format of Serial Channel Stop Register m (STm)
Address: F0114H, F0115H (ST0) After reset: 0000H R/W
Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ST0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ST01 ST00
Address: F0154H, F0155H (ST1) After reset: 0000H R/W
Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ST1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ST11 ST10
STm
n
Operation stop trigger of channel n
0 No trigger operation
1
Clears the SEmn bit to 0 and stops the communication operation
Note
.
Note Communication stops while holding the value of the control register and shift register, and the status of the
serial clock I/O pin, serial data output pin, and each error flag (FEFmn: framing error flag, PEFmn: parity error
flag, OVFmn: overrun error flag).
Caution Be sure to clear bits 15 to 2 of the ST0 register and bits 15 to 2 of the ST1 register to 0.
Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 1)
2. When the STm register is read, 0000H is always read.
To Next Page
Loading...
