EasyManua.ls Logo

Renesas RL78 Series

Renesas RL78 Series
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RL78/F13, F14 CHAPTER 4 PORT FUNCTIONS
R01UH0368EJ0210 Rev.2.10 209
Dec 10, 2015
4.2.2 Port 1
Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port
mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be
specified in 1-bit units by pull-up resistor option register 1 (PU1).
Input to the P10, P11, P13, P14, P16, and P17 pins can be specified through a normal input buffer or a TTL input buffer
in 1-bit units using port input mode register 1 (PIM1).
Output from the P10 to P17 pins can be specified as N-ch open-drain output (EV
DD tolerance) in 1-bit units using port
output mode register 1 (POM1).
Input to the P10, P11, P13, P14, P16, and P17 pins can be specified through an input buffer in 1-bit units using the port
input threshold control register 1 (PITHL1).
This port can also be used for data I/O and clock I/O for serial interfaces (simplified IIC, CSI, and UART), serial data I/O
for LIN, serial data I/O for CAN, real-time clock correction clock output, programming UART I/O, timer I/O, external
interrupt request input, and SNOOZE status output.
Reset signal generation sets this port to input mode.
Table 4-4. Settings of Registers When Using Port 1 (1/3)
Pin name PM1x PIM1x POM1x PITHL1x
Alternate Function Setting
Note 11
Remark
Name I/O
P10 Input 1 0 × 0 × CMOS input
(Schmitt1 input)
1 CMOS input
(Schmitt3 input)
1 × × × TTL input
Output 0 × 0 × SCK10/SCL10 output = 1
Note 1
TO13 output = 0
Note 2
TRJO0 output = 0
Note 3
LTXD1 output = 1
Note 8
CTXD0 output = 1
Note 9
CMOS output
× 1 × N-ch O.D output
P11 Input 1 0 × 0 × CMOS input
(Schmitt1 input)
1 CMOS input
(Schmitt3 input)
1 × × × TTL input
Output 0 × 0 × SDA10 output = 1
Note4
TO12 output = 0
Note2
(TRDIOB0 output = 0)
Note5
CMOS output
× 1 × N-ch O.D output
P12 Input 1 × ×
Output 0 0 TO11 output = 0
Note 2
SO10/TxD1 output = 1
Note 4
SNZOUT3 output = 0
Note 7
(TRDIOD0 output = 0)
Note 5
CMOS output
1 N-ch O.D output
(Notes and Remark are listed on the bottom of Table 4-4 Settings of Registers When Using Port 1 (3/3).)

Table of Contents

Other manuals for Renesas RL78 Series

Related product manuals