EasyManuals Logo
Home>Agilent Technologies>Computer Hardware>N5171B

Agilent Technologies N5171B User Manual

Agilent Technologies N5171B
458 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #374 background imageLoading...
Page #374 background image
344 Agilent X-Series Signal Generators SCPI Command Reference
Digital Signal Interface Module Commands
Digital Subsystem—Option 003 and 004 ([:SOURce])
Digital Subsystem—Option 003 and 004 ([:SOURce])
:DIGital:CLOCk:CPS 1|2|4
Supported N5172B/82B with option 003 or 004 or both
:DIGital:CLOCk:CPS 1|2|4
:DIGital:CLOCk:CPS?
This command selects the number of clock cycles per sample. The command is used with parallel or
parallel interleaved port configurations. If this command is executed with a serial port configuration
or an IF signal type, the parameter value is changed, but it is not used by the interface module until
the port configuration is changed to parallel or parallel interleaved, and the signal type is changed to
IQ.
The query returns the currently set value. Regardless of the port configuration, you must query all
four states (clocks per sample, port configuration, data direction, and signal type) to know the
interface module’s current setup.
Example
:DIG:CLOC:CPS 2
The preceding example sets two clock cycles for each sample.
*RST 1
Range 1, 2, or 4
Key Entry
Clocks Per Sample
:DIGital:CLOCk:PHASe
Supported N5172B/82B with option 003 or 004 or both
:DIGital:CLOCk:PHASe <value>
:DIGital:CLOCk:PHASe?
This command sets the phase for the clock relative to the leading edge transition of the data. At
0 degrees the clock and leading edge of the data signal are aligned. Any phase value between 0 and
360 degrees can be used in the command, however, the signal generator rounds up or down to get 90,
180, 270 and 0 degree settings. For example, entering 140 degrees will cause the signal generator to
use the 180 degree setting.
If this command is executed when the clock rate is less than 10 MHz or greater than 200 MHz, the
resolution changes to 180 degrees, and the maximum phase defaults to 180 degrees.
Example
:DIG:CLOC:PHAS 90DEG
The preceding example sets the clock phase to 90 degrees. The clock signal leading edge transition
will be delayed by 1/4 of a clock period relative to the leading edge data transition.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Agilent Technologies N5171B and is the answer not in the manual?

Agilent Technologies N5171B Specifications

General IconGeneral
BrandAgilent Technologies
ModelN5171B
CategoryComputer Hardware
LanguageEnglish

Related product manuals