EasyManuals Logo

Intel Arria 10 User Manual

Intel Arria 10
607 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #159 background imageLoading...
Page #159 background image
Word
Addr
Bit R/W Name Description
[5:4]: Coefficient (+1)
2'b11: Maximum
2'b01: Minimum
2'b10: Updated
2'b00: Not updated
[3:2]: Coefficient (0) (same encoding as [5:4])
n [1:0]: Coefficient (-1) (same encoding as [5:4])
For more information, refer to 10G BASE-KR LP status report
register bits (1.153.5:0) in Clause 45.2.1.79 of IEEE
802.3ap-2007.
30 RO
LP Receiver ready
When set to 1, the link partner receiver has determined that
training is complete and is prepared to receive data. When set
to 0, the link partner receiver is requesting that training
continue.
Values for the receiver ready bit are defined in Clause
72.6.10.2.4.4. For more information, refer to 10G BASE-KR
LP status report register bits (1.153.15) in Clause 45.2.1.79
of IEEE 802.3ap-2007.
0x4D5 4:0 R
LT V
OD
setting
Stores the most recent TX V
OD
setting trained by the link
partner's RX based on the LT coefficient update logic driven
by Clause 72. It reflects Link Partner commands to fine-tune
the TX preemphasis taps.
13:8 R
LT Post-tap setting
Stores the most recent TX post-tap setting trained by the link
partner’s RX based on the LT coefficient update logic driven
by Clause 72. It reflects Link Partner commands to fine-tune
the TX pre-emphasis taps.
20:16 R
LT Pre-tap setting
Store the most recent TX pre-tap setting trained by the link
partner’s RX based on the LT coefficient update logic driven
by Clause 72. It reflects Link Partner commands to fine-tune
the TX pre-emphasis taps.
0x4D5 27:24 R
RXEQ CTLE Setting Most recent ctle_rc setting sent to the reconfig bundle
during RX equalization.
29:28 R
RXEQ CTLE Mode Most recent ctle_mode setting sent to the reconfig bundle
during RX equalization.
31:30 R
RXEQ DFE Mode Most recent dfe_mode setting sent to the reconfig bundle
during RX equalization.
0x4D6 4:0 RW
LT VODMAX ovrd
Override value for the VMAXRULE parameter. When enabled,
this value substitutes for the VMAXRULE to allow channel-
by-channel override of the device settings. This only affects
the local device TX output for the channel specified.
This value must be greater than the INITMAINVAL
parameter for proper operation. Note this also overrides the
PREMAINVAL parameter value.
5 RW
LT VODMAX ovrd
Enable
When set to 1, enables the override value for the VMAXRULE
parameter stored in the LT VODMAX ovrd register field.
12:8 RW
LT VODMin ovrd
Override value for the VODMINRULE parameter. When
enabled, this value substitutes for the VMINRULE to allow
channel-by-channel override of the device settings. This
override only effects the local device TX output for this
channel.
The value to be substituted must be less than the
INITMAINVAL parameter and greater than the VMINRULE
parameter for proper operation.
continued...
2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
159

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Arria 10 and is the answer not in the manual?

Intel Arria 10 Specifications

General IconGeneral
Transceiver Data RateUp to 17.4 Gbps
Transceiver Protocols SupportedCPRI, JESD204B
Transceiver Power ConsumptionVaries depending on configuration and data rate. Refer to Intel Arria 10 device power estimation tools.
Transceiver FeaturesClock data recovery
Power Consumption per ChannelVaries depending on data rate and equalization settings. Refer to Intel Arria 10 device power estimation tools.
Transceiver TypeFPGA integrated transceiver
Operating Temperature Range-40°C to 100°C (Industrial)
Number of Transceiver Channelsup to 96 full-duplex

Related product manuals