EasyManuals Logo
Home>Intel>Transceiver>Arria 10

Intel Arria 10 User Manual

Intel Arria 10
607 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #83 background imageLoading...
Page #83 background image
Transceiver PHY Reset Controller Interfaces on page 437
2.4.9.1. Enhanced PCS TX and RX Control Ports
This section describes the tx_control and rx_control bit encodings for different
protocol configurations.
When Enable simplified data interface is ON, all of the unused ports shown in the
tables below, appear as a separate port. For example: It appears as
unused_tx_control/ unused_rx_control port.
Enhanced PCS TX Control Port Bit Encodings
Table 58. Bit Encodings for Interlaken
Name Bit Functionality Description
tx_control
[1:0] Synchronous header The value 2'b01 indicates a data word. The value
2'b10 indicates a control word.
[2] Inversion control A logic low indicates that the built-in disparity
generator block in the Enhanced PCS maintains
the Interlaken running disparity.
[7:3] Unused
[8] Insert synchronous header error or
CRC32
You can use this bit to insert synchronous header
error or CRC32 errors. The functionality is similar
to tx_err_ins. Refer to tx_err_ins signal
description for more details.
[17:9] Unused
Table 59. Bit Encodings for 10GBASE-R , 10GBASE-KR with FEC
Name Bit Functionality
tx_control
[0]
XGMII control signal for parallel_data[7:0]
[1]
XGMII control signal for parallel_data[15:8]
[2]
XGMII control signal for parallel_data[23:16]
[3]
XGMII control signal for parallel_data[31:24]
[4]
XGMII control signal for parallel_data[39:32]
[5]
XGMII control signal for parallel_data[47:40]
[6]
XGMII control signal for parallel_data[55:48]
[7]
XGMII control signal for parallel_data[63:56]
[17:8] Unused
Table 60. Bit Encodings for Basic Single Width Mode
For basic single width mode, the total word length is 66-bit with 64-bit data and 2-bit synchronous header.
Name
Bit Functionality Description
tx_control
[1:0] Synchronous header The value 2'b01 indicates a data word. The value
2'b10 indicates a control word.
[17:2] Unused
2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
83

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Arria 10 and is the answer not in the manual?

Intel Arria 10 Specifications

General IconGeneral
BrandIntel
ModelArria 10
CategoryTransceiver
LanguageEnglish

Related product manuals