Intel Arria 10 User Manual

Native PHY IP Core Instances
In this example, four Transceiver Native PHY IP core instances and four 10GBASE-KR
PHY IP instances are used. Use the following data rates and configuration settings for
the PHY IPs:
• 12.5 Gbps Interlaken with a bonded group of 10 channels
— Set the Interlaken 10x12.5 Gbps preset from the Arria 10 Transceiver Native
PHY IP core GUI.
— Refer to Interlaken on page 94 for more details.
• Custom multi-data rate 1.25G/9.8G/10.3125 Gbps non-bonded group of four
channels
— Set the Number of data channels to 4.
— Set TX channel bonding to Not Bonded.
— Under the TX PMA tab, set the Number of TX PLL clock inputs per
channel to 3.
— Under the RX PMA tab, set the Number of CDR reference clocks to 3.
• 1.25 Gbps Gigabit Ethernet with a non-bonded group of two channels
— Set the GIGE-1.25Gbps preset from the Arria 10 Transceiver Native PHY IP
core GUI.
— Change the Number of data channels to 2.
• PCIe Gen3 with a bonded group of 8 channels
— Set the PCIe PIPE Gen3x8 preset from the Arria 10 Transceiver Native PHY
IP core GUI.
— Under TX Bonding options, set the PCS TX channel bonding master to
channel 5.
Note: The PCS TX channel bonding master must be physically placed in
channel 1 or channel 4 within a transceiver bank. In this example, the
5th channel of the bonded group is physically placed at channel 1 in the
transceiver bank.
— Refer to PCI Express (PIPE) on page 229 for more details.
• 10.3125 Gbps 10GBASE-KR non-bonded group of 4 channels
— Instantiate the Arria 10 1G/10GbE and 10GBASE-KR PHY IP four times, with
one instance for each channel.
— Refer to 10GBASE-KR PHY IP Core on page 135 for more details.
3. PLLs and Clock Networks
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
412

Intel Arria 10 Specifications

General

Transceiver Data Rate	Up to 17.4 Gbps
Transceiver Protocols Supported	CPRI, JESD204B
Transceiver Power Consumption	Varies depending on configuration and data rate. Refer to Intel Arria 10 device power estimation tools.
Transceiver Features	Clock data recovery
Power Consumption per Channel	Varies depending on data rate and equalization settings. Refer to Intel Arria 10 device power estimation tools.
Transceiver Type	FPGA integrated transceiver
Operating Temperature Range	-40°C to 100°C (Industrial)
Number of Transceiver Channels	up to 96 full-duplex