Home
Intel
Transceiver
Arria 10
Intel Arria 10 User Manual
5
of 1
of 1 rating
607 pages
Give review
Manual
Specs
To Next Page
To Next Page
To Previous Page
To Previous Page
Loading...
Figure 271.
Arria 10 Native PHY with Embedded Streamer
User
Reconfiguration
Logic
Streamer
ADME
Channel
Configuration
Registers
Av
alon-MM
T
o/From
PreSICE
Interface
Optional Reconfiguration Logic
(C
apability, C
ontrol and Status,
PRBS Soft Accumulators
Arria 10 T
ransceiver
Internal
Configuration
Bus
Arria 10 Native PHY
Debug Fabric
Host Link
Intel IP
Connectivity to channel reconfiguration r
egisters
and optional soft registers
User Logic
Arbitration
Arbitration
Reconfiguration
Interface
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 T
ransceiver PHY User Guide
513
512
514
Table of Contents
Default Chapter
1
User Guide
1
Table of Contents
2
1 Arria ® 10 Transceiver PHY Overview
8
Device Transceiver Layout
9
Arria 10 GX Device Transceiver Layout
10
Arria 10 GT Device Transceiver Layout
15
Arria 10 GX and GT Device Package Details
17
Arria 10 SX Device Transceiver Layout
17
Arria 10 SX Device Package Details
19
Transceiver PHY Architecture Overview
20
Transceiver Bank Architecture
20
PHY Layer Transceiver Components
25
Transceiver Phase-Locked Loops
28
Clock Generation Block (CGB)
29
Calibration
29
Intel Arria 10 Transceiver PHY Overview Revision History
30
2 Implementing Protocols in Arria 10 Transceivers
32
Transceiver Design IP Blocks
32
Transceiver Design Flow
33
Select and Instantiate the PHY IP Core
33
Configure the PHY IP Core
35
Generate the PHY IP Core
36
Select the PLL IP Core
36
Configure the PLL IP Core
38
Generate the PLL IP Core
39
Reset Controller
39
Create Reconfiguration Logic
39
Connect the PHY IP to the PLL IP Core and Reset Controller
40
Connect Datapath
40
Make Analog Parameter Settings
40
Compile the Design
41
Verify Design Functionality
41
Arria 10 Transceiver Protocols and PHY IP Support
41
Using the Arria 10 Transceiver Native PHY IP Core
45
Presets
48
General and Datapath Parameters
48
PMA Parameters
51
Enhanced PCS Parameters
55
Standard PCS Parameters
62
PCS Direct
67
Dynamic Reconfiguration Parameters
67
PMA Ports
73
Enhanced PCS Ports
76
Standard PCS Ports
86
IP Core File Locations
91
Unused Transceiver RX Channels
93
Unsupported Features
94
Interlaken
94
Metaframe Format and Framing Layer Control Word
95
Interlaken Configuration Clocking and Bonding
97
How to Implement Interlaken in Arria 10 Transceivers
103
Design Example
106
Native PHY IP Parameter Settings for Interlaken
107
Ethernet
111
Gigabit Ethernet (Gbe) and Gbe with IEEE 1588V2
112
10GBASE-R, 10GBASE-R with IEEE 1588V2, and 10GBASE-R with FEC
124
Variants
124
Transceiver Configurations
134
10GBASE-KR PHY IP Core
135
1-Gigabit/10-Gigabit Ethernet (Gbe) PHY IP Core
164
2.5G/5G/10G Multi-Rate Ethernet PHY IP Core
199
Release Information
200
Device Family Support
200
Configuration Registers
203
XAUI PHY IP Core
214
Xaui Phy Release Information
219
Xaui Phy Device Family Support
219
Parameterizing the Xaui Phy
221
Xaui Phy General Parameters
222
Xaui Phy Ports
222
Sdr Xgmii Tx Interface
224
Sdr Xgmii Rx Interface
224
Transceiver Serial Data Interface
224
Xaui Phy Pma Channel Controller Interface
225
Xaui Phy Optional Pma Control and Status Interface
225
Xaui Phy Register Interface and Register Descriptions
226
Acronyms
228
PCI Express (PIPE)
229
Transceiver Channel Datapath for PIPE
230
Supported PIPE Features
231
How to Connect TX Plls for PIPE Gen1, Gen2, and Gen3 Modes
240
How to Implement PCI Express (PIPE) in Arria 10 Transceivers
246
Native PHY IP Parameter Settings for PIPE
248
Fpll IP Parameter Core Settings for PIPE
253
ATX PLL IP Parameter Core Settings for PIPE
255
Native PHY IP Ports for PIPE
257
Fpll Ports for PIPE
264
ATX PLL Ports for PIPE
266
Preset Mappings to TX De-Emphasis
267
How to Place Channels for PIPE Configurations
268
PHY IP Core for Pcie (PIPE) Link Equalization for Gen3 Data Rate
274
Using Transceiver Toolkit (Ttk)/System Console/Reconfiguration Interface to Manually Tune Arria 10 Pcie Designs (Hard IP(HIP) and PIPE) (for Debug Only)
277
Cpri
279
Transceiver Channel Datapath and Clocking for CPRI
280
Supported Features for CPRI
281
Word Aligner in Manual Mode for CPRI
283
How to Implement CPRI in Arria 10 Transceivers
284
Native PHY IP Parameter Settings for CPRI
285
Other Protocols
289
Using the "Basic (Enhanced PCS)" and "Basic with KR FEC" Configurations of Enhanced PCS
289
Using the Basic/Custom, Basic/Custom with Rate Match Configurations of Standard PCS
300
Design Considerations for Implementing Arria 10 GT Channels
319
How to Implement PCS Direct Transceiver Configuration Rule
324
Simulating the Transceiver Native PHY IP Core
325
Nativelink Simulation Flow
326
Scripting IP Simulation
331
Custom Simulation Flow
332
Implementing Protocols in Intel Arria 10 Transceivers Revision History
335
3 Plls and Clock Networks
347
Plls
349
Transmit Plls Spacing Guideline When Using ATX Plls and Fplls
349
Atx Pll
350
Fpll
359
Cmu Pll
368
Input Reference Clock Sources
372
Dedicated Reference Clock Pins
374
Receiver Input Pins
374
PLL Cascading as an Input Reference Clock Source
375
Reference Clock Network
375
Global Clock or Core Clock as an Input Reference Clock
375
Transmitter Clock Network
375
X1 Clock Lines
376
X6 Clock Lines
377
Xn Clock Lines
379
GT Clock Lines
381
Clock Generation Block
383
FPGA Fabric-Transceiver Interface Clocking
384
Transmitter Data Path Interface Clocking
386
Receiver Data Path Interface Clocking
387
Unused/Idle Clock Line Requirements
389
Channel Bonding
389
PMA Bonding
389
PMA and PCS Bonding
391
Selecting Channel Bonding Schemes
392
Skew Calculations
393
PLL Feedback and Cascading Clock Network
393
Using Plls and Clock Networks
398
Non-Bonded Configurations
398
Bonded Configurations
403
Implementing PLL Cascading
408
MIX and Match Example
409
Timing Closure Recommendations
413
Plls and Clock Networks Revision History
414
4 Resetting Transceiver Channels
416
When Is Reset Required
416
Transceiver PHY Implementation
417
How Do I Reset
418
Model 1: Default Model
418
Model 2: Acknowledgment Model
427
Transceiver Blocks Affected by Reset and Powerdown Signals
432
Using the Transceiver PHY Reset Controller
433
Parameterizing the Transceiver PHY Reset Controller IP
435
Transceiver PHY Reset Controller Parameters
435
Transceiver PHY Reset Controller Interfaces
437
Transceiver PHY Reset Controller Resource Utilization
441
Using a User-Coded Reset Controller
441
User-Coded Reset Controller Signals
441
Combining Status or PLL Lock Signals
442
Timing Constraints for Bonded PCS and PMA Channels
443
Resetting Transceiver Channels Revision History
445
5 Arria 10 Transceiver PHY Architecture
447
Arria 10 PMA Architecture
447
Transmitter
447
Transmitter Buffer
448
Receiver
450
Receiver Buffer
451
Loopback
460
Arria 10 Enhanced PCS Architecture
461
Transmitter Datapath
462
Receiver Datapath
471
Arria 10 Standard PCS Architecture
479
Transmitter Datapath
480
Byte Serializer
481
Receiver Datapath
485
Byte Deserializer
493
Arria 10 PCI Express Gen3 PCS Architecture
495
Transmitter Datapath
496
Receiver Datapath
497
PIPE Interface
498
Intel Arria 10 Transceiver PHY Architecture Revision History
499
6 Reconfiguration Interface and Dynamic Reconfiguration
502
Reconfiguring Channel and PLL Blocks
503
Interacting with the Reconfiguration Interface
503
Reading from the Reconfiguration Interface
505
Writing to the Reconfiguration Interface
505
Configuration Files
506
Multiple Reconfiguration Profiles
509
Embedded Reconfiguration Streamer
510
Arbitration
512
Recommendations for Dynamic Reconfiguration
515
Steps to Perform Dynamic Reconfiguration
516
Direct Reconfiguration Flow
519
Native PHY IP or PLL IP Core Guided Reconfiguration Flow
519
Reconfiguration Flow for Special Cases
521
Switching Transmitter PLL
521
Switching Reference Clocks
523
Changing PMA Analog Parameters
527
Changing VOD, Pre-Emphasis Using Direct Reconfiguration Flow
530
Changing CTLE Settings in Manual Mode Using Direct Reconfiguration Flow
531
CTLE Settings in Triggered Adaptation Mode
531
Enabling and Disabling Loopback Modes Using Direct Reconfiguration Flow
533
Ports and Parameters
535
Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks
542
Embedded Debug Features
544
Altera Debug Master Endpoint
544
Optional Reconfiguration Logic
544
Using Data Pattern Generators and Checkers
550
Using PRBS Data Pattern Generator and Checker
550
Using Pseudo Random Pattern Mode
559
Timing Closure Recommendations
560
Unsupported Features
563
Arria 10 Transceiver Register Map
564
Reconfiguration Interface and Dynamic Revision History
564
7 Calibration
567
Reconfiguration Interface and Arbitration with Presice Calibration Engine
567
Calibration Registers
569
Avalon-MM Interface Arbitration Registers
569
Transceiver Channel Calibration Registers
570
Fractional PLL Calibration Registers
570
ATX PLL Calibration Registers
571
Capability Registers
571
Rate Switch Flag Register
573
Power-Up Calibration
574
User Recalibration
576
Recalibration after Transceiver Reference Clock Frequency or Data Rate Change
579
Calibration Example
581
ATX PLL Recalibration
581
Fractional PLL Recalibration
581
CDR/CMU PLL Recalibration
582
PMA Recalibration
582
Calibration Revision History
583
8 Analog Parameter Settings
585
Making Analog Parameter Settings Using the Assignment Editor
585
Updating Quartus Settings File with the Known Assignment
585
Analog Parameter Settings List
586
Receiver General Analog Settings
588
Xcvr_A10_Rx_Link
588
Xcvr_A10_Rx_Term_Sel
589
Xcvr_Vccr_Vcct_Voltage - Rx
589
Receiver Analog Equalization Settings
590
CTLE Settings
590
VGA Settings
593
Decision Feedback Equalizer (DFE) Settings
594
Transmitter General Analog Settings
596
Xcvr_A10_Tx_Link
596
Xcvr_A10_Tx_Term_Sel
597
Xcvr_A10_Tx_Compensation_En
597
Xcvr_Vccr_Vcct_Voltage - Tx
598
Xcvr_A10_Tx_Slew_Rate_Ctrl
599
Transmitter Pre-Emphasis Analog Settings
600
Xcvr_A10_Tx_Pre_Emp_Sign_Pre_Tap_1T
600
Xcvr_A10_Tx_Pre_Emp_Sign_Pre_Tap_2T
600
Xcvr_A10_Tx_Pre_Emp_Sign_1St_Post_Tap
601
Xcvr_A10_Tx_Pre_Emp_Sign_2Nd_Post_Tap
601
Xcvr_A10_Tx_Pre_Emp_Switching_Ctrl_Pre_Tap_1T
602
Xcvr_A10_Tx_Pre_Emp_Switching_Ctrl_Pre_Tap_2T
602
Xcvr_A10_Tx_Pre_Emp_Switching_Ctrl_1St_Post_Tap
603
Xcvr_A10_Tx_Pre_Emp_Switching_Ctrl_2Nd_Post_Tap
604
Transmitter VOD Settings
604
Xcvr_A10_Tx_Vod_Output_Swing_Ctrl
604
Dedicated Reference Clock Settings
605
Xcvr_A10_Refclk_Term_Tristate
605
Xcvr_A10_Tx_Xtx_Path_Analog_Mode
606
5
Based on 1 rating
Ask a question
Give review
Questions and Answers:
Need help?
Do you have a question about the Intel Arria 10 and is the answer not in the manual?
Ask a question
Intel Arria 10 Specifications
General
Brand
Intel
Model
Arria 10
Category
Transceiver
Language
English
Related product manuals
Intel Cyclone 10 GX
402 pages
Intel Arria 10 series
43 pages
Intel MAX 10 FPGA
14 pages
Intel AL440LX
60 pages
Intel Atom D410
15 pages
DP55WB - Media Series P55 micro-ATX Core i7 i5 LGA1156 Desktop Motherboard
86 pages
To Next PageTo Next PageTo Previous PageTo Previous Page
Loading...
Need help?
General
