Table 290. PRBS Accumulator Registers
Address Type Name Description
0x300[0] RW Counter enable (enables both error
and bit counters)
Counter enable (enables both error and bit
counters)
0x300[1] RW Reset Reset the error accumulators
0x300[2] RW Error Count Snapshot Snapshot captures the current value of
accumulated bits and the errors at that time
instance
0x300[3] RO PRBS Done PRBS Done when asserted indicates the verifier
has captured consecutive PRBS patterns and
first pass of polynomial is complete
0x301[7:0] RO Accumulated error count [7:0] Accumulated error count [7:0]
0x302[7:0] RO Accumulated error count [15:8] Accumulated error count [15:8]
0x303[7:0] RO Accumulated error count [23:16] Accumulated error count [23:16]
0x304[7:0] RO Accumulated error count [31:24] Accumulated error count [31:24]
0x305[7:0] RO Accumulated error count [39:32] Accumulated error count [39:32]
0x306[7:0] RO Accumulated error count [47:40] Accumulated error count [47:40]
0x307[1:0] RO Accumulated error count [49:48] Accumulated error count [49:48]
0x30D[7:0] RO Accumulated bit pass through
count[7:0]
Accumulated bit pass through count[7:0]
0x30E[7:0] RO Accumulated bit pass through
count[15:8]
Accumulated bit pass through count[15:8]
0x30F[7:0] RO Accumulated bit pass through
count[23:16]
Accumulated bit pass through count[23:16]
0x310[7:0] RO Accumulated bit pass through
count[31:24]
Accumulated bit pass through count[31:24]
0x311[7:0] RO Accumulated bit pass through
count[39:32]
Accumulated bit pass through count[39:32]
0x312[7:0] RO Accumulated bit pass through
count[47:40]
Accumulated bit pass through count[47:40]
0x313[1:0] RO Accumulated bit pass through
count[49:48]
Accumulated bit pass through count[49:48]
Note: Intel recommends that you disable the byte serializer and deserializer blocks when
using the soft PRBS accumulators. When the byte serializer and deserializer blocks are
enabled, the number of bits counted are halved because the clock is running at half
the rate.
Related Information
• Steps to Perform Dynamic Reconfiguration on page 516
• Arbitration on page 512
• Using Data Pattern Generators and Checkers on page 550
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
549