EasyManuals Logo

Intel Arria 10 User Manual

Intel Arria 10
607 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #85 background imageLoading...
Page #85 background image
Name Bit Functionality Description
[8] Synchronization header error, metaframe error,
or CRC32 error status
A logic high (1'b1) indicates
synchronization header error,
metaframe error, or CRC32 error
status.
[9] Block lock and frame lock status A logic high (1'b1) indicates that
block lock and frame lock have
been achieved.
[19:10] Unused
Table 64. Bit Encodings for 10GBASE-R , 10GBASE-KR with FEC
Name Bit Functionality
rx_control
[0]
XGMII control signal for parallel_data[7:0]
[1]
XGMII control signal for parallel_data[15:8]
[2]
XGMII control signal for parallel_data[23:16]
[3]
XGMII control signal for parallel_data[31:24]
[4]
XGMII control signal for parallel_data[39:32]
[5]
XGMII control signal for parallel_data[47:40]
[6]
XGMII control signal for parallel_data[55:48]
[7]
XGMII control signal for parallel_data[63:56]
[19:8] Unused
Table 65. Bit Encodings for Basic Single Width Mode
For basic single width mode, the total word length is 66-bit with 64-bit data and 2-bit synchronous header.
Name
Bit Functionality Description
rx_control
[1:0] Synchronous header The value 2'b01 indicates a data word. The value
2'b10 indicates a control word.
[7:2] Unused
[9:8] Synchronous header error status The value 2'b01 indicates a data word. The value
2'b10 indicates a control word.
[19:10] Unused
Table 66. Bit Encodings for Basic Double Width Mode
For basic double width mode, total word length is 66-bit with 128-bit data, and 4-bit synchronous header.
Name
Bit Functionality Description
rx_control
[1:0] Synchronous header The value 2'b01 indicates a data word. The
value 2'b10 indicates a control word.
[7:2] Unused
[8] Synchronous header error status Active-high status signal that indicates a
synchronous header error.
[9] Block lock is achieved Active-high status signal indicating when block
lock is achieved.
[11:10] Synchronous header The value 2'b01 indicates a data word. The
value 2'b10 indicates a control word.
continued...
2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
85

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Arria 10 and is the answer not in the manual?

Intel Arria 10 Specifications

General IconGeneral
Transceiver Data RateUp to 17.4 Gbps
Transceiver Protocols SupportedCPRI, JESD204B
Transceiver Power ConsumptionVaries depending on configuration and data rate. Refer to Intel Arria 10 device power estimation tools.
Transceiver FeaturesClock data recovery
Power Consumption per ChannelVaries depending on data rate and equalization settings. Refer to Intel Arria 10 device power estimation tools.
Transceiver TypeFPGA integrated transceiver
Operating Temperature Range-40°C to 100°C (Industrial)
Number of Transceiver Channelsup to 96 full-duplex

Related product manuals