ST STM32L4 5 Series User Manual

DocID024597 Rev 5 117/1830
RM0351 Embedded Flash memory (FLASH)
136
Note: Full Mass Erase or Partial Mass Erase is performed only when Level 1 is active and Level 0
requested. When the protection level is increased (0->1, 1->2, 0->2) there is no mass erase.
To validate the protection level change, the option bytes must be reloaded through the
OBL_LAUNCH bit in Flash control register.
Figure 6. Changing the Read protection (RDP) level
069
2SWLRQVZULWH5'3OHYHOLQFUHDVHLQFOXGHV
2SWLRQVSDJHHUDVH
1HZRSWLRQVSURJUDP
5'3[$$DQG5'3[&&
2WKHUVRSWLRQVPRGLILHG
:ULWHRSWLRQVLQFOXGLQJ
5'3 [$$
:ULWHRSWLRQV,QFOXGLQJ
5'3 [&&
:ULWHRSWLRQVLQFOXGLQJ
5'3[&&DQG5'3[$$
/HYHO
5'3[$$
5'3[&&
GHIDXOW
/HYHO
5'3 [&&
/HYHO
5'3 [$$
5'3 [$$
2WKHUVRSWLRQVPRGLILHG
:ULWHRSWLRQVLQFOXGLQJ
5'3 [&&
2SWLRQVZULWH5'3OHYHOGHFUHDVHLQFOXGHV
)XOO0DVVHUDVHRU3DUWLDO0DVVHUDVHWRQRW
HUDVH3&523SDJHVLI3&523B5'3LVFOHDUHG
%DFNXSUHJLVWHUVDQG65$0HUDVH
2SWLRQVSDJHHUDVH
1HZRSWLRQVSURJUDP
2SWLRQVZULWH5'3OHYHOLGHQWLFDOLQFOXGHV
2SWLRQVSDJHHUDVH
1HZRSWLRQVSURJUDP
Table 15. Access status versus protection level and execution modes
Area
Protection
level
User execution (BootFromFlash)
Debug/ BootFromRam/
BootFromLoader
(1)
Read Write Erase Read Write Erase
Flash main
memory
1 Yes Yes Yes No No No
(3)
2 Yes Yes Yes N/A N/A N/A
System
memory
(2)
1 Yes No No Yes No No
2 Yes No No N/A N/A N/A
Option bytes
1Yes Yes
(3)
Yes Yes Yes
(3)
Yes
2 Yes No No N/A N/A N/A

ST STM32L4 5 Series Specifications

General

Brand	ST
Model	STM32L4 5 Series
Category	Microcontrollers
Language	English