ST STM32L4 5 Series - Figure 214. Counter Timing Diagram, Internal Clock Divided by 1; Figure 215. Counter Timing Diagram, Internal Clock Divided by 2

DocID024597 Rev 5 881/1830
RM0351 Advanced-control timers (TIM1/TIM8)
981
Figure 214. Counter timing diagram, internal clock divided by 1
Figure 215. Counter timing diagram, internal clock divided by 2



 
 

  

069
&.B36&
&17B(1
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)

069
&.B36&
&17B(1
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)






