EasyManuals Logo

ST STM32L4 5 Series User Manual

ST STM32L4 5 Series
1830 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #521 background imageLoading...
Page #521 background image
DocID024597 Rev 5 521/1830
RM0351 Analog-to-digital converters (ADC)
614
18.4.16 Timing
The elapsed time between the start of a conversion and the end of conversion is the sum of
the configured sampling time plus the successive approximation time depending on data
resolution:
Figure 75. Analog to digital conversion time
1. T
SMPL
depends on SMP[2:0]
2. T
SAR
depends on RES[2:0]
18.4.17 Stopping an ongoing conversion (ADSTP, JADSTP)
The software can decide to stop regular conversions ongoing by setting ADSTP=1 and
injected conversions ongoing by setting JADSTP=1.
Stopping conversions will reset the ongoing ADC operation. Then the ADC can be
reconfigured (ex: changing the channel selection or the trigger) ready for a new operation.
Note that it is possible to stop injected conversions while regular conversions are still
operating and vice-versa. This allows, for instance, re-configuration of the injected
conversion sequence and triggers while regular conversions are still operating (and vice-
versa).
When the ADSTP bit is set by software, any ongoing regular conversion is aborted with
partial result discarded (ADC_DR register is not updated with the current conversion).
When the JADSTP bit is set by software, any ongoing injected conversion is aborted with
partial result discarded (ADC_JDRy register is not updated with the current conversion).
The scan sequence is also aborted and reset (meaning that relaunching the ADC would re-
start a new sequence).
Once this procedure is complete, bits ADSTP/ADSTART (in case of regular conversion), or
JADSTP/JADSTART (in case of injected conversion) are cleared by hardware and the
software must poll ADSTART (or JADSTART) until the bit is reset before assuming the ADC
is completely stopped.
T
CONV
= T
SMPL
+ T
SAR
= [ 2.5
|min
+ 12.5
|12bit
] x T
ADC_CLK
T
CONV
= T
SMPL
+ T
SAR
= 31.25 ns
|min
+ 156.25 ns
|12bit
= 187.5 ns (for F
ADC_CLK
= 80 MHz)
'DWD1 'DWD1
069
$'&VWDWH
$'67$57
$'&B'5
$QDORJFKDQQHO
,QWHUQDO6+
(2603
(2&
5'<
6HW
E\6:
&OHDUHG
E\6:
6HW
E\+:
6HW
E\+:
6DPSOLQJ&K1
&RQYHUWLQJ&K1
6DPSOLQJ&K1
&K1
6DPSOH$,11
&OHDUHG
E\6:
+ROG$,11
&K1
6DPSOH$,11
,QGLFDWLYHWLPLQJV
603/
W

6$5
W


Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32L4 5 Series and is the answer not in the manual?

ST STM32L4 5 Series Specifications

General IconGeneral
BrandST
ModelSTM32L4 5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals