Inter-integrated circuit (I2C) interface RM0351
1238/1830 DocID024597 Rev 5
I2C timings
The timings must be configured in order to guarantee a correct data hold and setup time,
used in master and slave modes. This is done by programming the PRESC[3:0],
SCLDEL[3:0] and SDADEL[3:0] bits in the I2C_TIMINGR register.
The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C
configuration window
Figure 377. Setup and hold timings
06Y9
W
6<1&
6&/IDOOLQJHGJHLQWHUQDO
GHWHFWLRQ
6'$'(/6&/VWUHWFKHGORZE\WKH,&
6'$RXWSXWGHOD\
6&/
6'$
d,K>d/D
W
+''$7
6&/'(/
6&/VWUHWFKHGORZE\WKH,&
6&/
6'$
d^dhWd/D
W
6867$
'DWDKROGWLPHLQFDVHRIWUDQVPLVVLRQWKHGDWDLVVHQWRQ6'$RXWSXWDIWHU
WKH6'$'(/GHOD\LILWLVDOUHDG\DYDLODEOHLQ,&B7;'5
'DWDVHWXSWLPHLQFDVHRIWUDQVPLVVLRQWKH6&/'(/FRXQWHUVWDUWV
ZKHQWKHGDWDLVVHQWRQ6'$RXWSXW
To Next Page
Loading...
Need help?
General
