ST STM32L4 5 Series - Figure 226. Counter Timing Diagram, Internal Clock Divided by 2; Figure 227. Counter Timing Diagram, Internal Clock Divided by 4, Timx_Arr=0 X36

DocID024597 Rev 5 889/1830
RM0351 Advanced-control timers (TIM1/TIM8)
981
Figure 226. Counter timing diagram, internal clock divided by 2
Figure 227. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36
069
&.B36&
&17B(1
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHUXQGHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)







 
069
&.B36&
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)
&17B(1
1RWH+HUHFHQWHUBDOLJQHGPRGHRULVXSGDWHGZLWKDQ8,)RQRYHUIORZ
 