ST STM32L4 5 Series - Figure 16. Clock Tree (for Stm32 L496 Xx;4 A6 Xx Devices)

Reset and clock control (RCC) RM0351
206/1830 DocID024597 Rev 5
Figure 16. Clock tree (for STM32L496xx/4A6xx devices)
06Y9
6<6&/.
0&2
/6&2
3//
6$,B(;7&/.
0+]FORFNWR86%51*6'00&
WR$'&
WR,:'*
WR57&DQG/&'
WR3:5
+&/.
WR$+%EXVFRUHPHPRU\DQG'0$
)&/.&RUWH[IUHHUXQQLQJFORFN
WR&RUWH[V\VWHPWLPHU
WR$3%SHULSKHUDOV
WR$3%SHULSKHUDOV
3&/.
3&/.
WR6$,
WR6$,
/6(
+6,
6<6&/.
WR86$57[
; 
WR/38$57
WR,&[
[ 
WR/37,0[
[ 
6$,B(;7&/.
WR6:30,
WR7,0[
[ 
26&B287
26&B,1
06,
+6,
+6(
+6(
06,
+6,
06,
6<6&/.
>^K^
ϯϮϳϲϴŬ,nj
ϯϮ
,WZ^
ϭϮϱϭϮ
ϴ
WϭWZ^
ϭϮϰϴϭϲ
džϭŽƌdžϮ
+6,
6<6&/.
/6,
/6(
+6,
+6,
WϮWZ^
ϭϮϰϴϭϲ
WR7,0[
[ 
džϭŽƌdžϮ
WR
86$57
/6(
+6,
6<6&/.
W
Y
Z
3//6$,
W
Y
Z
D
D^/Z
ϭϬϬŬ,njʹϰϴD,nj
,^/Z
ϭϲD,nj
,^K^
ϰͲϰϴD,nj
ůŽĐŬ
ĚĞƚĞĐƚŽƌ
26&B287
26&B,1
ĺ
>^/ZϯϮŬ,nj
ůŽĐŬ
ƐŽƵƌĐĞ
ĐŽŶƚƌŽů
3//6$,&/.
3//0&/.
3//&/.
3//6$,&/.
3//0&/.
3//$'&&/.
3//6$,&/.
3//$'&&/.
+6,
+6,
+6,
3//6$,
W
Y
Z
,^/ZϰϴD,nj
Z^
+6,
/6,
/6(
+6(
6<6&/.
3//&/.
+6,
+6,
06,