To Next Page

To Previous Page

Single Wire Protocol Master Interface (SWPMI) RM0351

1508/1830 DocID024597 Rev 5

44.5 SWPMI interrupts

All SWPMI interrupts are connected to the NVIC.

To enable the SWPMI interrupt, the following sequence is required:

1. Configure and enable the SWPMI interrupt channel in the NVIC

2. Configure the SWPMI to generate SWPMI interrupts (refer to the SWPMI_IER

Table 261. Interrupt control bits

Interrupt event Event flag

Enable

control bit

Exit the

Sleep

mode

Exit the

Stop

mode

Exit the

Standby

mode

Receive buffer full RXBFF RXBFIE yes no no

Transmit buffer empty TXBEF TXBEIE yes no no

Receive buffer error (CRC error) RXBERF RXBEIE yes no no

Receive buffer overrun RXOVRF RXBOVEREIE yes no no

Transmit buffer underrun TXUNRF TXBUNREIE yes no no

Receive data register not empty RXNE RIE yes no no

Transmit data register full TXE TIE yes no no

Transfer complete flag TCF TCIE yes no no

Slave resume flag SRF SRIE yes yes

(1)

1. If HSI16 is selected for SWPCLK.

ST STM32L4 5 Series User Manual

Questions and Answers: