ST STM32L4 5 Series - Figure 53. Wait Configuration Waveforms

Flexible static memory controller (FSMC) RM0351
446/1830 DocID024597 Rev 5
Figure 53. Wait configuration waveforms
DGGU>@ GDWD GDWD
DGGU>@
0HPRU\WUDQVDFWLRQ EXUVWRIKDOIZRUGV
+&/.
&/.
$>@
1$'9
1:$,7
:$,7&)* 
$'>@
LQVHUWHGZDLWVWDWH
GDWD
1:$,7
:$,7&)* 
DLF