ST STM32L4 5 Series - Figure 15. Clock Tree (for Stm32 L475 Xx;476 Xx;486 Xx Devices)

Reset and clock control (RCC) RM0351
204/1830 DocID024597 Rev 5
Figure 15. Clock tree (for STM32L475xx/476xx/486xx devices)
06Y9
6<6&/.
0&2
/6&2
3//
6$,B(;7&/.
0+]FORFNWR86%51*6'00&
WR$'&
WR,:'*
WR57&DQG/&'
WR3:5
+&/.
WR$+%EXVFRUHPHPRU\DQG'0$
)&/.&RUWH[IUHHUXQQLQJFORFN
WR&RUWH[V\VWHPWLPHU
WR$3%SHULSKHUDOV
WR$3%SHULSKHUDOV
3&/.
3&/.
WR6$,
WR6$,
/6(
+6,
6<6&/.
WR86$57[
; 
WR/38$57
WR,&[
[ 
WR/37,0[
[ 
6$,B(;7&/.
WR6:30,
WR7,0[
[ 
26&B287
26&B,1
06,
+6,
+6(
+6,
/6,
/6(
+6(
6<6&/.
+6(
06,
+6,
06,
6<6&/.
/6(26&
N+]

$+%
35(6&


$3%
35(6&

[RU[
+6,
6<6&/.
/6,
/6(
+6,
+6,
$3%
35(6&

WR7,0[
[ 
[RU[
WR
86$57
/6(
+6,
6<6&/.
3
4
5
3//6$,
3
4
5
3//6$,
3
4
5
0
06,5&
N+]±0+]
+6,5&
0+]
+6(26&
0+]
&ORFN
GHWHFWRU
26&B287
26&B,1
ĺ
/6,5&N+]
&ORFN
VRXUFH
FRQWURO
3//6$,&/.
3//0&/.
3//&/.
3//6$,&/.
3//0&/.
3//$'&&/.
3//6$,&/.
3//$'&&/.
06,